Ð
þíc¢8_(¢^È ,LeMaker Banana Pro&2lemaker,bananaproallwinner,sun7i-a20aliases=/soc/ethernet@1c50000G/soc/serial@1c28000O/soc/serial@1c29000W/soc/serial@1c29c00chosen _fserial0:115200n8framebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebufferrde_be0-lcd0-hdmi8…8<�>›Œ¤ Œdisabledframebuffer-lcd002allwinner,simple-framebuffersimple-framebufferrde_be0-lcd0(…8>•Œ Œdisabledframebuffer-lcd0-tve002allwinner,simple-framebuffersimple-framebufferrde_be0-lcd0-tve08…68>›‡Œ Œdisabledcpus cpu@02arm,cortex-a7“cpuŸ…£¹°8±¦\À
ê€\À
/Ö
ü€O€€ÈàÂÀB@2€B@ÂÑcpu@12arm,cortex-a7“cpuŸ…£¹°8±¦\À
ê€\À
/Ö
ü€O€€ÈàÂÀB@2€B@ÂÑthermal-zonescpu-thermalÙúïèýcooling-mapsmap0
ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtripscpu-alert0!$ø-КpassiveÑcpu-crit!† -Ð šcriticalreserved-memory _default-pool2shared-dma-pool8=@JStimer2arm,armv7-timer0e
pmu2arm,cortex-a7-pmuexyclocks _clk-24Mp2fixed-clock}n6osc24MÑ#clk-32kp2fixed-clock}€osc32kÑ$clk-mii-phy-txp2fixed-clock}}x@mii_phy_txÑclk-gmac-int-txp2fixed-clock}sY@gmac_int_txÑclk@1c20164p2allwinner,sun7i-a20-gmac-clkŸÂd…gmac_txÑ.display-engine#2allwinner,sun7i-a20-display-engine
Œdisabledsoc2simple-bus _system-control@1c00000F2allwinner,sun7i-a20-system-controlallwinner,sun4i-a10-system-controlŸÀ0 _sram@0
2mmio-sramŸÀ _Àsram-section@8000>2allwinner,sun7i-a20-sram-a3-a4allwinner,sun4i-a10-sram-a3-a4Ÿ€@ ŒdisabledÑsram@10000
2mmio-sramŸ _sram-section@062allwinner,sun7i-a20-sram-dallwinner,sun4i-a10-sram-dŸ ŒdisabledÑsram@1d00000
2mmio-sramŸÐ
_Ð
sram-section@082allwinner,sun7i-a20-sram-c1allwinner,sun4i-a10-sram-c1ŸÑinterrupt-controller@1c000302allwinner,sun7i-a20-sc-nmi´ÉŸÀ0eÑ*dma-controller@1c020002allwinner,sun4i-a10-dmaŸÀ e… ÚÑnand-controller@1c030002allwinner,sun4i-a10-nandŸÀ0e%…'`åahbmodñörxtx Œdisabled spi@1c050002allwinner,sun4i-a10-spiŸÀPe
…,påahbmodñörxtxŒokay default
spi@1c060002allwinner,sun4i-a10-spiŸÀ`e…-qåahbmodñ örxtx Œdisabled csi@1c090002allwinner,sun7i-a20-csi0ŸÀe*…:—ƒåbusispram Œdisabledethernet@1c0b0002allwinner,sun4i-a10-emacŸÀ°e7…*& Œdisabledmdio@1c0b0802allwinner,sun4i-a10-mdioŸÀ°€ Œdisabled lcd-controller@1c0c00032allwinner,sun7i-a20-tcon0allwinner,sun7i-a20-tconŸÀÀe, 5lcdlvds…8•›åahbtcon-ch0tcon-ch1tcon0-pixel-clockpñports port@0 Ÿendpoint@0ŸAÑ<�endpoint@1ŸAÑ8port@1 Ÿendpoint@1ŸAQÑ!lcd-controller@1c0d00032allwinner,sun7i-a20-tcon1allwinner,sun7i-a20-tconŸÀÐe-
5lcd…9–åahbtcon-ch0tcon-ch1tcon1-pixel-clockpñports port@0 Ÿendpoint@0ŸAÑ=endpoint@1ŸAÑ9port@1 Ÿendpoint@1ŸAQÑ"video-codec@1c0e000!2allwinner,sun7i-a20-video-engineŸÀà…4¡‚åahbmodrame5&mmc@1c0f0002allwinner,sun7i-a20-mmcŸÀð …"bcdåahbmmcoutputsamplee defaultŒokay ht~
mmc@1c100002allwinner,sun7i-a20-mmcŸÁ …#efgåahbmmcoutputsamplee! Œdisabled mmc@1c110002allwinner,sun7i-a20-mmcŸÁ …$hijåahbmmcoutputsamplee"default Œdisabled mmc@1c120002allwinner,sun7i-a20-mmcŸÁ …%klmåahbmmcoutputsamplee#defaultŒokay h‡t’wifi@1Ÿ2brcm,bcm4329-fmace
host-wakeusb@1c130002allwinner,sun4i-a10-musbŸÁ0…e& mc°µusb¿&Æotg Œdisabledphy@1c13400Î2allwinner,sun7i-a20-usb-phyŸÁ4ÁHÁÈÙphy_ctrlpmu1pmu2…}åusb_phy!5usb0_resetusb1_resetusb2_resetŒokayãô Ñusb@1c14000&2allwinner,sun7i-a20-ehcigeneric-ehciŸÁ@e'…°µusbŒokayusb@1c14400&2allwinner,sun7i-a20-ohcigeneric-ohciŸÁDe@…{°µusbŒokaycrypto-engine@1c1500062allwinner,sun7i-a20-cryptoallwinner,sun4i-a10-cryptoŸÁPeV…oåahbmodhdmi@1c1600032allwinner,sun7i-a20-hdmiallwinner,sun5i-a10s-hdmiŸÁ`e: …<�¤ åahbmodpll-0pll-1$ñöddc-txddc-rxaudio-tx Œdisabledports port@0 Ÿendpoint@0ŸA!Ñendpoint@1ŸA"Ñport@1Ÿspi@1c170002allwinner,sun4i-a10-spiŸÁpe….råahbmodñörxtx Œdisabled sata@1c180002allwinner,sun4i-a10-ahciŸÁ€e8…1zŒokayusb@1c1c000&2allwinner,sun7i-a20-ehcigeneric-ehciŸÁÀe(…°µusbŒokayusb@1c1c400&2allwinner,sun7i-a20-ohcigeneric-ohciŸÁÄeA…|°µusbŒokaycsi@1c1d00022allwinner,sun7i-a20-csi1allwinner,sun4i-a10-csi1ŸÁÐe+…;„åbusram Œdisabledspi@1c1f0002allwinner,sun4i-a10-spiŸÁðe2…/åahbmodñörxtx Œdisabled clock@1c200002allwinner,sun7i-a20-ccuŸÂ…#$
åhoscloscpÑpinctrl@1c208002allwinner,sun7i-a20-pinctrlŸÂe…J#$åapbhosclosc´É"Ñgmac-rgmii-pinsB.PA0PA1PA2PA3PA4PA5PA6PA7PA8PA10PA11PA12PA13PA15PA163gmac<�(Ñ/i2c0-pins.PB0PB13i2c0Ñ)i2c1-pins
.PB18PB193i2c1Ñ+i2c2-pins
.PB20PB213i2c2Ñ,i2c3-pins.PI0PI13i2c3Ñ-ir0-rx-pin.PB43ir0Ñ%mmc0-pins.PF0PF1PF2PF3PF4PF53mmc0<�KÑmmc2-pins.PC6PC7PC8PC9PC10PC113mmc2<�KÑmmc3-pins.PI4PI5PI6PI7PI8PI93mmc3<�KÑspi0-pi-pins.PI11PI12PI133spi0Ñspi0-cs0-pi-pin.PI103spi0Ñ
spi0-cs1-pi-pin.PI143spi0Ñuart0-pb-pins
.PB22PB233uart0Ñ&uart4-ph-pins.PH4PH53uart4Ñ'uart7-pi-pins
.PI20PI213uart7Ñ(timer@1c20c002allwinner,sun4i-a10-timerŸÂHeCD…#watchdog@1c20c902allwinner,sun4i-a10-wdtŸÂe…#rtc@1c20d002allwinner,sun7i-a20-rtcŸÂ
epwm@1c20e002allwinner,sun7i-a20-pwmŸÂ…#X Œdisabledspdif@1c21000c2allwinner,sun4i-a10-spdifŸÂe
…Fx
åapbspdifñörxtx Œdisabledir@1c218002allwinner,sun4i-a10-ir…KtåapbireŸÂ@Œokaydefault%ir@1c21c002allwinner,sun4i-a10-ir…LuåapbireŸÂ@ Œdisabledi2s@1c22000c2allwinner,sun4i-a10-i2sŸÂ eW…I€åapbmodñörxtx Œdisabledi2s@1c22400c2allwinner,sun4i-a10-i2sŸÂ$e…Gvåapbmodñörxtx Œdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keysŸÂ(e Œdisabledcodec@1c22c00c2allwinner,sun7i-a20-codecŸÂ,@e…E
åapbcodecñörxtxŒokayeeprom@1c238002allwinner,sun7i-a20-sidŸÂ8i2s@1c24400c2allwinner,sun4i-a10-i2sŸÂDeZ…Måapbmodñörxtx Œdisabledrtp@1c250002allwinner,sun5i-a13-tsŸÂPetÑserial@1c280002snps,dw-apb-uartŸÂ€eŠ”…XŒokaydefault&serial@1c284002snps,dw-apb-uartŸÂ„eŠ”…Y Œdisabledserial@1c288002snps,dw-apb-uartŸÂˆeŠ”…Z Œdisabledserial@1c28c002snps,dw-apb-uartŸÂŒeŠ”…[ Œdisabledserial@1c290002snps,dw-apb-uartŸÂeŠ”…\Œokaydefault'serial@1c294002snps,dw-apb-uartŸÂ”eŠ”…] Œdisabledserial@1c298002snps,dw-apb-uartŸÂ˜eŠ”…^ Œdisabledserial@1c29c002snps,dw-apb-uartŸÂœeŠ”…_Œokaydefault(ps2@1c2a0002allwinner,sun4i-a10-ps2ŸÂ e>…U Œdisabledps2@1c2a4002allwinner,sun4i-a10-ps2ŸÂ¤e?…V Œdisabledi2c@1c2ac0002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2cŸÂ¬e…Odefault)Œokay pmic@342x-powers,axp209Ÿ4*e´Éi2c@1c2b00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2cŸÂ°e…Pdefault+ Œdisabled i2c@1c2b40002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2cŸÂ´e …Qdefault,Œokay i2c@1c2b80002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2cŸÂ¸eX…Rdefault- Œdisabled can@1c2bc0002allwinner,sun7i-a20-canallwinner,sun4i-a10-canŸÂ¼e…S Œdisabledi2c@1c2c00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2cŸÂÀeY…W Œdisabled gpu@1c40000&2allwinner,sun7i-a20-maliarm,mali-400ŸÄTeEFGHJKI# gpgpmmupp0ppmmu0pp1ppmmu1pmu…D¥ åbuscore¡¥±ã`ethernet@1c500002allwinner,sun7i-a20-gmacŸÅeU macirq…B.åstmmacethallwinner_gmac_txÆÏàŒokaydefault/÷0 rgmii-id1mdio2snps,dwmac-mdio ethernet-phy@1ŸÑ0hstimer@1c600002allwinner,sun7i-a20-hstimerŸÆ0eQRST…3interrupt-controller@1c810002arm,gic-400 ŸÈÈ È@ È` ´Ée Ñdisplay-frontend@1e00000%2allwinner,sun7i-a20-display-frontendŸàe/…@’‹åahbmodramÑ ports port@1 Ÿendpoint@0ŸA2Ñ:endpoint@1ŸA3Ñ6display-frontend@1e20000%2allwinner,sun7i-a20-display-frontendŸâe0…A“ŠåahbmodramÑ
ports port@1 Ÿendpoint@0ŸA4Ñ;endpoint@1ŸA5Ñ7display-backend@1e40000$2allwinner,sun7i-a20-display-backendŸäe0…?‘åahbmodramports port@0 Ÿendpoint@0ŸA6Ñ3endpoint@1ŸA7Ñ5port@1 Ÿendpoint@0ŸA8Ñendpoint@1ŸA9Ñdisplay-backend@1e60000$2allwinner,sun7i-a20-display-backendŸæe/…>Œåahbmodramports port@0 Ÿendpoint@0ŸA:Ñ2endpoint@1ŸA;Ñ4port@1 Ÿendpoint@0ŸA<�Ñendpoint@1ŸA=Ñahci-5v2regulator-fixedahci-5v%LK@=LK@Ugz Œdisabledusb0-vbus2regulator-fixed
usb0-vbus%LK@=LK@gz Œdisabledusb1-vbus2regulator-fixed
usb1-vbus%LK@=LK@UgzŒokayÑusb2-vbus2regulator-fixed
usb2-vbus%LK@=LK@UgzŒokayÑ vcc3v02regulator-fixedvcc3v0%-ÆÀ=-ÆÀvcc3v32regulator-fixedvcc3v3%2Z =2Z Ñvcc5v02regulator-fixedvcc5v0%LK@=LK@leds
2gpio-ledsled-0bananapro:blue:usrled-1bananapro:green:usrwifi-pwrseq2mmc-pwrseq-simple…Ñgmac-3v32regulator-fixed gmac-3v3%2Z =2Z ‘† gzÑ1 interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0serial0serial1serial2rangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregclock-latencyoperating-points#cooling-cellsphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresissizealloc-rangesreusablelinux,cma-defaultinterrupts#clock-cellsclock-frequencyclock-output-namesallwinner,pipelinesinterrupt-controller#interrupt-cells#dma-cellsclock-namesdmasdma-namesnum-cspinctrl-namespinctrl-0resetsallwinner,sramreset-namesremote-endpointallwinner,tcon-channelvmmc-supplybus-widthcd-gpiosmmc-pwrseqnon-removableinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb1_vbus-supplyusb2_vbus-supply#reset-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cells#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthassigned-clocksassigned-clock-ratessnps,pblsnps,fixed-burstsnps,force_sf_dma_modephy-handlephy-modephy-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpiolabelreset-gpiosstartup-delay-us