Ð
þíhõ8d(ícÐ ,MSI Primo81 tablet!2msi,primo81allwinner,sun6i-a31saliases=/soc/ethernet@1c30000chosen Gframebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebufferNde_be0-lcd0-hdmi@a3/2w’zŠ hdisabledframebuffer-lcd002allwinner,simple-framebuffersimple-framebufferNde_be0-lcd00a3/w’z hdisabledo~timer2arm,armv7-timer0•
n6°cpusÔallwinner,sun6i-a31 cpu@02arm,cortex-a7âcpuîaò¹° a€O€
/O€
ü€ÈàSB@ +cpu@12arm,cortex-a7âcpuîaò¹° a€O€
/O€
ü€ÈàSB@+ cpu@22arm,cortex-a7âcpuîaò¹° a€O€
/O€
ü€ÈàSB@+
cpu@32arm,cortex-a7âcpuîaò¹° a€O€
/O€
ü€ÈàSB@+thermal-zonescpu-thermal3úIèWcooling-mapsmap0g0lÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ
ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtripscpu-alert0{p‡Ðépassive+cpu-crit{† ‡Ð écriticalpmu2arm,cortex-a7-pmu0•xyz{clocks Gclk-24M’2fixed-clock n6ŸÃP®osc24M+"clk-32k’2fixed-clock €ŸÃP®ext_osc32k+;clk-mii-phy-tx’2fixed-clock }x@®mii_phy_tx+clk-gmac-int-tx’2fixed-clock sY@®gmac_int_tx+
clk@1c200d0’2allwinner,sun7i-a20-gmac-clkîÂÐa
®gmac_tx+*display-engine$2allwinner,sun6i-a31s-display-engineÁhokaysoc2simple-bus Gdma-controller@1c020002allwinner,sun6i-a31-dmaîÀ •2aÕÜ+lcd-controller@1c0c0002allwinner,sun6i-a31s-tconîÀÀ•VçÕ) ìlcdlvds a/øahbtcon-ch0tcon-ch1lvds-alt®tcon0-pixel-clock’ports port@0 îendpoint@0î+9endpoint@1î+3port@1 îendpoint@1î+lcd-controller@1c0d0002allwinner,sun6i-a31-tconîÀЕWçÕ) ìlcdlvds a0€‚øahbtcon-ch0tcon-ch1lvds-alt®tcon1-pixel-clock’ports port@0 îendpoint@0î+:endpoint@1î+4port@1 îendpoint@1î+mmc@1c0f0002allwinner,sun7i-a20-mmcîÀð aOQPøahbmmcoutputsampleÕìahb•<�+default9hokay COYmmc@1c100002allwinner,sun7i-a20-mmcîÁ aRTSøahbmmcoutputsampleÕìahb•=+default9 hdisabled mmc@1c110002allwinner,sun7i-a20-mmcîÁ aUWVøahbmmcoutputsampleÕìahb•> hdisabled mmc@1c120002allwinner,sun7i-a20-mmcîÁ aXZYøahbmmcoutputsampleÕ ìahb•? hdisabled hdmi@1c160002allwinner,sun6i-a31-hdmiîÁ`•X(a2Š‹
øahbmodddcpll-0pll-1Õbddc-txddc-rxaudio-txç
hokayports port@0 îendpoint@0î+endpoint@1î+port@1îendpoint+Cusb@1c190002allwinner,sun6i-a31-musbîÁa(Õ•Glmc|usb‹’otghokayphy@1c194002allwinner,sun6i-a31-usb-phyîÁ”Á¨Á¸šphy_ctrlpmu1pmu2adeføusb0_phyusb1_phyusb2_phyÕ!ìusb0_resetusb1_resetusb2_resethokay¤¯ÁØ é!+usb@1c1a000&2allwinner,sun6i-a31-ehcigeneric-ehciîÁ •Ha)Õ|usbhokayusb@1c1a400&2allwinner,sun6i-a31-ohcigeneric-ohciîÁ¤•Ia+gÕ|usb hdisabledusb@1c1b000&2allwinner,sun6i-a31-ehcigeneric-ehciîÁ°•Ja*Õ|usb hdisabledusb@1c1b400&2allwinner,sun6i-a31-ohcigeneric-ohciîÁ´•Ka,hÕ|usb hdisabledusb@1c1c400&2allwinner,sun6i-a31-ohcigeneric-ohciîÁÄ•Ma-iÕ hdisabledclock@1c200002allwinner,sun6i-a31-ccuîÂa"#
øhosclosc’ú+pinctrl@1c208002allwinner,sun6i-a31s-pinctrlîÂ$0•a@"#øapbhosclosc,=+gmac-gmii-pins‚IPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16PA17PA18PA19PA20PA21PA22PA23PA24PA25PA26PA27NgmacWgmac-mii-pinsTIPA0PA1PA2PA3PA8PA9PA11PA12PA13PA14PA19PA20PA21PA22PA23PA24PA26PA27Ngmacgmac-rgmii-pinsFIPA0PA1PA2PA3PA9PA10PA11PA12PA13PA14PA19PA20PA25PA26PA27NgmacW(i2c0-pins
IPH14PH15Ni2c0+&i2c1-pins
IPH16PH17Ni2c1+'i2c2-pins
IPH18PH19Ni2c2+(lcd0-rgb888-pins‚IPD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27Nlcd0mmc0-pinsIPF0PF1PF2PF3PF4PF5Nmmc0Wf+mmc1-pinsIPG0PG1PG2PG3PG4PG5Nmmc1Wf+mmc2-4bit-pinsIPC6PC7PC8PC9PC10PC11Nmmc2Wfmmc2-8bit-emmc-pins3IPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24Nmmc2Wfmmc3-8bit-emmc-pins3IPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24Nmmc3W(fspdif-tx-pinIPH28Nspdifuart0-ph-pins
IPH20PH21Nuart0mma8452-int-pinIPA9Ngpio_inf+)timer@1c20c002allwinner,sun4i-a10-timerî H•a"watchdog@1c20ca02allwinner,sun6i-a31-wdtî •a"spdif@1c21000s2allwinner,sun6i-a31-spdifî•a>cÕ+
øapbspdifçbrxtx hdisabledi2s@1c22000s2allwinner,sun6i-a31-i2sî •
aAaÕ-øapbmodçbrxtx hdisabledi2s@1c22400s2allwinner,sun6i-a31-i2sîÂ$•aBbÕ.øapbmodçbrxtx hdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keysîÂ($•hokay„%button-158
Volume Up–s#¡l
button-349Volume Down–r#¡Trtp@1c250002allwinner,sun6i-a31-tsîÂP•©+serial@1c280002snps,dw-apb-uart¿ÉaGÕ3çbtxrx hdisabledserial@1c284002snps,dw-apb-uartî„•¿ÉaHÕ4çbtxrx hdisabledserial@1c288002snps,dw-apb-uart¿ÉaIÕ5çbtxrx hdisabledserial@1c28c002snps,dw-apb-uartîÂŒ•¿ÉaJÕ6ç btxrx hdisabledserial@1c290002snps,dw-apb-uartî•¿ÉaKÕ7ç
btxrx hdisabledserial@1c294002snps,dw-apb-uart¿ÉaLÕ8çbtxrx hdisabledi2c@1c2ac002allwinner,sun6i-a31-i2caCÕ/+default9&hfailed i2c@1c2b0002allwinner,sun6i-a31-i2cî°•aDÕ0+default9'hokay ctp@5d
2goodix,gt911î]•Öi2c@1c2b4002allwinner,sun6i-a31-i2cî´•aEÕ1+default9(hokay accelerometer@1c+default9)2fsl,mma8452î• i2c@1c2b8002allwinner,sun6i-a31-i2c aFÕ2 hdisabled ethernet@1c300002allwinner,sun7i-a20-gmacîÃT•Rlmacirqa!*østmmacethallwinner_gmac_txÕ
ìstmmacethî÷ hdisabledmdio2snps,dwmac-mdio crypto-engine@1c1500062allwinner,sun6i-a31-cryptoallwinner,sun4i-a10-cryptoîÁP•Pa\øahbmodÕìahbcodec@1c22c00s2allwinner,sun6i-a31-codecîÂ,•a=‡
øapbcodecÕ*çbrxtx hdisabledtimer@1c6000082allwinner,sun6i-a31-hstimerallwinner,sun7i-a20-hstimerîÆ0•3456a#Õspi@1c680002allwinner,sun6i-a31-spiîÆ€•Aa$]øahbmodçbrxtxÕ hdisabled spi@1c690002allwinner,sun6i-a31-spiîÆ•Ba%^øahbmodçbrxtxÕ hdisabled spi@1c6a0002allwinner,sun6i-a31-spiîÆ •Ca&_øahbmodçbrxtxÕ hdisabled spi@1c6b0002allwinner,sun6i-a31-spiîÆ°•Da'`øahbmodçbrxtxÕ hdisabled interrupt-controller@1c810002arm,gic-400 îÈÈ È@ È` ,• +display-frontend@1e00000%2allwinner,sun6i-a31-display-frontendîà•]a5|uøahbmodramÕ!+ports port@1 îendpoint@0î++5endpoint@1î,+/display-frontend@1e20000%2allwinner,sun6i-a31-display-frontendîâ•^a6}vøahbmodramÕ"+ports port@1 îendpoint@0î-+6endpoint@1î.+0display-backend@1e40000$2allwinner,sun6i-a31-display-backendîä•`a4{xøahbmodramÕ ports port@0 îendpoint@0î/+,endpoint@1î0+.port@1 îendpoint@1î1+2drc@1e500002allwinner,sun6i-a31-drcîå•[a<�“røahbmodramÕ(ports port@0 îendpoint@1î2+1port@1 îendpoint@0î3+endpoint@1î4+display-backend@1e60000$2allwinner,sun6i-a31-display-backendîæ•_a3zwøahbmodramÕports port@0 îendpoint@0î5++endpoint@1î6+-port@1îendpoint7+8drc@1e700002allwinner,sun6i-a31-drcîç•[a;’qøahbmodramÕ'ports port@0îendpoint8+7port@1 îendpoint@0î9+endpoint@1î:+rtc@1f00000’2allwinner,sun6i-a31-rtcîðT$•()a;®osc32k+#interrupt-controller@1f00c002allwinner,sun6i-a31-r-intc,îð• +$prcm@1f014002allwinner,sun6i-a31-prcmîðar100-clk2allwinner,sun6i-a31-ar100-clk’a#"
®ar100+<�ahb0-clk2fixed-factor-clock’)a<�®ahb0+=apb0-clk2allwinner,sun6i-a31-apb0-clk’a=®apb0+>apb0-gates-clk#2allwinner,sun6i-a31-apb0-gates-clk’a>D®apb0_pioapb0_irapb0_timerapb0_p2wiapb0_uartapb0_1wireapb0_i2c+?ir-clk’2allwinner,sun4i-a10-mod0-clka#"®ir+@apb0-rst 2allwinner,sun6i-a31-clock-resetú+Acpucfg@1f01c002allwinner,sun6i-a31-cpuconfigîðir@1f020002allwinner,sun6i-a31-ira?@øapbirÕA•%îð @ hdisabledpinctrl@1f02c002allwinner,sun6i-a31-r-pinctrlîð,$•-.a?"#øapbhosclosc,=s-ir-rx-pinIPL4Ns_irs-p2wi-pinsIPL0PL1Ns_p2wi+Bi2c@1f034002allwinner,sun6i-a31-p2wiîð4•'a? † ÕA+default9Bhokay pmic@682x-powers,axp221îh$• 4,ac-power 2x-powers,axp221-ac-power-supply hdisabledadc2x-powers,axp221-adcKbattery-power%2x-powers,axp221-battery-power-supplyhokaygpio2x-powers,axp221-gpio=regulators]¸dcdc1pvcc-3v0“-ÆÀ«-ÆÀ+dcdc2pvdd-gpu“
®`«$@dcdc3pvdd-cpu“
®`«$@+dcdc4pvdd-sys-dll“
®`«$@dcdc5 pvcc-dram“ã`«ã`dc1swpvcc-lcd+dc5ldo pvdd-cpus“
®`«$@aldo1paldo1aldo2paldo2aldo3pavcc“)2à«2Z +%dldo1 pvcc-wifi“2Z «2Z +!dldo2pdldo2dldo3
pvddio-csi“*¹€«*¹€dldo4pdldo4eldo1peldo1eldo2peldo2eldo3pvdd-mipi-bridge“zÀ«$@+ldo_io0pldo_io0 hdisabledldo_io1pldo_io1 hdisabledrtc_ldo“-ÆÀ«-ÆÀprtc_ldodrivevbus
pusb0-vbushokay+ usb-power!2x-powers,axp221-usb-power-supplyhokay+ahci-5v2regulator-fixedpahci-5v“LK@«LK@ÃÕè hdisabledusb0-vbus2regulator-fixed
pusb0-vbus“LK@«LK@Õè hdisabledusb1-vbus2regulator-fixed
pusb1-vbus“LK@«LK@ÃÕè hdisabledusb2-vbus2regulator-fixed
pusb2-vbus“LK@«LK@ÃÕè hdisabledvcc3v02regulator-fixedpvcc3v0“-ÆÀ«-ÆÀvcc3v32regulator-fixedpvcc3v3“2Z «2Z vcc5v02regulator-fixedpvcc5v0“LK@«LK@hdmi-connector2hdmi-connectorécportendpointC+ interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0rangesallwinner,pipelineclocksstatusvcc-lcd-supplyvdd-mipi-bridge-supplyinterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methoddevice_typeregclock-latencyoperating-points#cooling-cellscpu-supplyphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-accuracyclock-output-namesallwinner,pipelinesresets#dma-cellsdmasreset-namesclock-namesremote-endpointallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosdma-namesinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosusb0_vbus_power-supplyusb0_vbus-supplyusb1_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsvref-supplylabellinux,codevoltage#thermal-sensor-cellsreg-shiftreg-io-widthtouchscreen-swapped-x-ysnps,pblsnps,fixed-burstsnps,force_sf_dma_modeclock-divclock-multx-powers,drive-vbus-en#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio