Ð
þíBÆ8>ä(â>¬ ,Auxtek t004 A10s hdmi tv-stick+2allwinner,auxtek-t004allwinner,sun5i-a10scpus cpu@0=cpu2arm,cortex-a8IMchosen T[serial0:115200n8framebuffer-lcd002allwinner,simple-framebuffersimple-framebuffergde_be0-lcd0(M+.XZU zdisabledframebuffer-lcd0-tve002allwinner,simple-framebuffersimple-framebuffergde_be0-lcd0-tve00M*+.X\U zdisabledframebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebuffergde_be0-lcd0-hdmi0M+-.UXa zdisabledclocks Tclk-24M2fixed-clockŽn6žosc24M±clk-32k2fixed-clockŽ€žosc32k±reserved-memory Tdefault-pool2shared-dma-pool¹¾@ËÔsoc2simple-bus æTsystem-control@1c00000#2allwinner,sun5i-a13-system-controlIÀ0 Tsram@0
2mmio-sramIÀ TÀsram-section@8000>2allwinner,sun5i-a13-sram-a3-a4allwinner,sun4i-a10-sram-a3-a4I€@ zdisabled±sram@10000
2mmio-sramI Tsram-section@062allwinner,sun5i-a13-sram-dallwinner,sun4i-a10-sram-dIzokay±sram@1d00000
2mmio-sramIÐ
TÐ
sram-section@082allwinner,sun5i-a13-sram-c1allwinner,sun4i-a10-sram-c1I± dram-controller@1c010002allwinner,sun5i-a13-mbusIÀMc æ@ ñ±dma-controller@1c020002allwinner,sun4i-a10-dmaIÀ M±nand-controller@1c030002allwinner,sun4i-a10-nandIÀ0%M ?ahbmod',rxtx zdisabled spi@1c050002allwinner,sun4i-a10-spiIÀP
M$Eahbmod',rxtx zdisabled spi@1c060002allwinner,sun4i-a10-spiIÀ`M%Fahbmod' ,rxtx zdisabled tv-encoder@1c0a0002allwinner,sun4i-a10-tv-encoderIÀ M*6 zdisabledportendpoint=±ethernet@1c0b0002allwinner,sun4i-a10-emacIÀ°7M"M zdisabledmdio@1c0b0802allwinner,sun4i-a10-mdioIÀ°€ zdisabled lcd-controller@1c0c0002allwinner,sun5i-a13-tconIÀÀ,'6\lcdM+Z\ahbtcon-ch0tcon-ch1žtcon-data-clock zdisabledports port@0Iendpoint=±port@1 Iendpoint@1I=h±endpoint@2I=h±video-codec@1c0e000!2allwinner,sun5i-a13-video-engineIÀàM)^Pahbmodram65M mmc@1c0f0002allwinner,sun5i-a13-mmcIÀðM@ahbmmc default
zokay —£mmc@1c100002allwinner,sun5i-a13-mmcIÁMAahbmmc!zokay default
—£¶Ämmc@1c110002allwinner,sun5i-a13-mmcIÁMBahbmmc" zdisabled usb@1c130002allwinner,sun4i-a10-musbIÁ0M&ÑmcáæusbðM÷otgzokayphy@1c13400ÿ2allwinner,sun5i-a13-usb-phyIÁ4ÁH
phy_ctrlpmu1MMusb_phy6\usb0_resetusb1_resetzokay&±usb@1c14000&2allwinner,sun5i-a13-ehcigeneric-ehciIÁ@'Máæusbzokayusb@1c14400&2allwinner,sun5i-a13-ohcigeneric-ohciIÁD(MLáæusbzokaycrypto-engine@1c1500062allwinner,sun5i-a13-cryptoallwinner,sun4i-a10-cryptoIÁP6MDahbmodspi@1c170002allwinner,sun4i-a10-spiIÁpM&Gahbmod',rxtx zdisabled clock@1c20000IÂM
hosclosc72allwinner,sun5i-a10s-ccu±interrupt-controller@1c204002allwinner,sun4i-a10-icIÂDY±pinctrl@1c20800IÂM5apbhoscloscjDYz2allwinner,sun5i-a10s-pinctrl±emac-pd-pinsX†PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27‹emaci2c0-pins†PB0PB1‹i2c0±i2c1-pins
†PB15PB16‹i2c1±i2c2-pins
†PB17PB18‹i2c2±ir0-rx-pin†PB4‹ir0lcd-rgb565-pins_†PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD19PD20PD21PD22PD23PD24PD25PD26PD27‹lcd0lcd-rgb666-pinsh†PD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27‹lcd0mmc0-pins†PF0PF1PF2PF3PF4PF5‹mmc0”£±
mmc2-4bit-pc-pins†PC6PC7PC8PC9PC10PC11‹mmc2”£mmc2-8bit-pins.†PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15‹mmc2”£nand-pins6†PC0PC1PC2PC5PC8PC9PC10PC11PC12PC13PC14PC15‹nand0nand-cs0-pin†PC4‹nand0nand-rb0-pin†PC6‹nand0pwm0-pin†PB2‹pwmspi2-pe-pins†PE1PE2PE3‹spi2spi2-cs0-pe-pin†PE0‹spi2uart1-pe-pins
†PE10PE11‹uart1uart1-pg-pins†PG3PG4‹uart1uart2-pd-pins†PD2PD3‹uart2uart2-cts-rts-pd-pins†PD4PD5‹uart2uart3-pg-pins †PG9PG10‹uart3uart3-cts-rts-pg-pins
†PG11PG12‹uart3uart0-pb-pins
†PB19PB20‹uart0±uart2-pc-pins
†PC18PC19‹uart2emac-pa-pinsK†PA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16‹emacmmc1-pins†PG3PG4PG5PG6PG7PG8‹mmc1”±
spi2-pb-pins†PB12PB13PB14‹spi2spi2-cs0-pb-pin†PB11‹spi2led-pin†PB2 ‹gpio_out”±timer@1c20c002allwinner,sun4i-a10-timerIÂCDMwatchdog@1c20c902allwinner,sun4i-a10-wdtIÂMir@1c218002allwinner,sun4i-a10-irM6HapbirIÂ@ zdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keysIÂ( zdisabledcodec@1c22c00°2allwinner,sun4i-a10-codecIÂ,@M2_
apbcodec',rxtx zdisabledeeprom@1c238002allwinner,sun4i-a10-sidIÂ8rtp@1c250002allwinner,sun5i-a13-tsIÂPÁserial@1c280002snps,dw-apb-uartI€×áM;zokaydefaultserial@1c284002snps,dw-apb-uartI„×áM<� zdisabledserial@1c288002snps,dw-apb-uartIˆ×áM= zdisabledserial@1c28c002snps,dw-apb-uartIÂŒ×áM> zdisabledi2c@1c2ac002allwinner,sun4i-a10-i2cI¬M8defaultzokay pmic@302x-powers,axp152I0DYi2c@1c2b0002allwinner,sun4i-a10-i2cI°M9default zdisabled i2c@1c2b4002allwinner,sun4i-a10-i2cI´ M:default zdisabled gpu@1c40000&2allwinner,sun4i-a10-maliarm,mali-400IÄEFGHIÑgpgpmmupp0ppmmu0pmuM1b buscore6 îbþÐtimer@1c600002allwinner,sun5i-a13-hstimerIÆRSM(display-frontend@1e00000%2allwinner,sun5i-a13-display-frontendIà/MYYTahbmodram6!dma-mem zdisabled±ports port@1Iendpoint=±display-backend@1e60000$2allwinner,sun5i-a13-display-backendIæ/M.XUahbmodram6!dma-mem zdisabledports port@0Iendpoint=±port@1Iendpoint=±hdmi@1c160002allwinner,sun5i-a10s-hdmiIÁ`: M-a ahbmodpll-0pll-1$',ddc-txddc-rxaudio-tx zdisabledports port@0Iendpoint=±port@1Ipwm@1c20e002allwinner,sun5i-a10s-pwmIÂM4 zdisabledaliases?/soc/ethernet@1c0b000I/soc/serial@1c28000display-engine$2allwinner,sun5i-a10s-display-engineQahci-5v2regulator-fixedeahci-5vtLK@ŒLK@¤¶É zdisabledusb0-vbus2regulator-fixed
eusb0-vbustLK@ŒLK@¶É zdisabledusb1-vbus2regulator-fixed
eusb1-vbustLK@ŒLK@¤¶É
zokay±usb2-vbus2regulator-fixed
eusb2-vbustLK@ŒLK@¤¶É zdisabledvcc3v02regulator-fixedevcc3v0t-ÆÀŒ-ÆÀvcc3v32regulator-fixedevcc3v3t2Z Œ2Z ±vcc5v02regulator-fixedevcc5v0tLK@ŒLK@leds
2gpio-ledsdefaultledÎt004-tv-dongle:red:usr°Ôonvmmc12regulator-fixedevmmc1t2Z Œ2Z ¶É± interrupt-parent#address-cells#size-cellsmodelcompatibledevice_typeregclocksrangesstdout-pathallwinner,pipelinestatus#clock-cellsclock-frequencyclock-output-namesphandlesizealloc-rangesreusablelinux,cma-defaultdma-ranges#interconnect-cellsinterrupts#dma-cellsclock-namesdmasdma-namesresetsremote-endpointallwinner,sramreset-namesallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosnon-removablecap-sdio-irqinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb0_id_det-gpiosusb1_vbus-supply#reset-cellsinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthassigned-clocksassigned-clock-ratesinterconnectsinterconnect-names#pwm-cellsethernet0serial0allwinner,pipelinesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpiolabeldefault-state