Ð
þíXô8TŒ(hTT,Iteaduino Plus A10-2itead,iteaduino-plus-a10allwinner,sun4i-a10aliases=/soc/ethernet@1c0b000G/soc/serial@1c28000chosenOVserial0:115200n8framebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebufferbde_be0-lcd0-hdmi0u8<�>›Œ |disabledframebuffer-fe0-lcd0-hdmi02allwinner,simple-framebuffersimple-framebufferbde_fe0-de_be0-lcd0-hdmiPu8<�>@’›¤‹Œ |disabledframebuffer-fe0-lcd002allwinner,simple-framebuffersimple-framebufferbde_fe0-de_be0-lcd0@u8>@’•‹Œ |disabledframebuffer-fe0-lcd0-tve002allwinner,simple-framebuffersimple-framebufferbde_fe0-de_be0-lcd0-tve0Pu68>@’›‡‹Œ |disabledcpuscpu@0ƒcpu2arm,cortex-a8u“¹° ¡a€\À
ꀙp
/Ö …€Ð²ÁÌthermal-zonescpu-thermalÔúêèøcooling-mapsmap0
ÿÿÿÿÿÿÿÿtripscpu-alert0L(ЊpassiveÌcpu-crit† (Ð ŠcriticalclocksOclk-24M32fixed-clock@n6Posc24MÌ"clk-32k32fixed-clock@€Posc32kÌ#display-engine#2allwinner,sun4i-a10-display-enginec |disabledpmu2arm,cortex-a8-pmuwreserved-memoryOdefault-pool2shared-dma-pool‚‡@”soc2simple-busOsystem-control@1c00000#2allwinner,sun4i-a10-system-controlÀ0Osram@0
2mmio-sramÀOÀsram-section@80002allwinner,sun4i-a10-sram-a3-a4€@|okayÌsram@10000
2mmio-sramOsram-section@02allwinner,sun4i-a10-sram-d |disabledÌsram@1d00000
2mmio-sramÐ
OÐ
sram-section@02allwinner,sun4i-a10-sram-c1Ìdma-controller@1c020002allwinner,sun4i-a10-dmaÀ wu ¯Ì nand-controller@1c030002allwinner,sun4i-a10-nandÀ0w%u'`ºahbmodÆ Ërxtx |disabledspi@1c050002allwinner,sun4i-a10-spiÀPw
u,pºahbmodÆ Ërxtx|okayÕdefaultã
spi@1c060002allwinner,sun4i-a10-spiÀ`wu-qºahbmodÆ ËrxtxÕdefaultã
|disabledethernet@1c0b0002allwinner,sun4i-a10-emacÀ°w7u*íÕdefaultã|okayümdio@1c0b0802allwinner,sun4i-a10-mdioÀ°€|okayethernet-phy@1Ìlcd-controller@1c0c0002allwinner,sun4i-a10-tconÀÀw,lcdu8•›ºahbtcon-ch0tcon-ch1Ptcon0-pixel-clock3Æ portsport@0endpoint@0Ì3endpoint@1Ì/port@1endpoint@1*Ìlcd-controller@1c0d0002allwinner,sun4i-a10-tconÀÐw-
lcdu9–ºahbtcon-ch0tcon-ch1Ptcon1-pixel-clock3Æ portsport@0endpoint@0Ì4endpoint@1Ì0port@1endpoint@1*Ì video-codec@1c0e000!2allwinner,sun4i-a10-video-engineÀàu4¡‚ºahbmodramw5ímmc@1c0f0002allwinner,sun4i-a10-mmcÀðu"bºahbmmcw Õdefaultã|okayAMWmmc@1c100002allwinner,sun4i-a10-mmcÁu#eºahbmmcw! |disabledmmc@1c110002allwinner,sun4i-a10-mmcÁu$hºahbmmcw" |disabledmmc@1c120002allwinner,sun4i-a10-mmcÁ u%kºahbmmcw# |disabledusb@1c130002allwinner,sun4i-a10-musbÁ0uw&`mcpuusbí†otg |disabledphy@1c13400Ž2allwinner,sun4i-a10-usb-phyÁ4ÁHÁÈ™phy_ctrlpmu1pmu2u}ºusb_phy!usb0_resetusb1_resetusb2_reset|okay£´Ìusb@1c14000&2allwinner,sun4i-a10-ehcigeneric-ehciÁ@w'upuusb|okayusb@1c14400&2allwinner,sun4i-a10-ohcigeneric-ohciÁDw@u{puusb|okaycrypto-engine@1c150002allwinner,sun4i-a10-cryptoÁPwVuoºahbmodhdmi@1c160002allwinner,sun4i-a10-hdmiÁ`w: u<�¤ ºahbmodpll-0pll-1$Æ Ëddc-txddc-rxaudio-tx |disabledportsport@0endpoint@0Ìendpoint@1 Ìport@1spi@1c170002allwinner,sun4i-a10-spiÁpwu.rºahbmodÆ Ërxtx |disabledsata@1c180002allwinner,sun4i-a10-ahciÁ€w8u1z|okayÅ!usb@1c1c000&2allwinner,sun4i-a10-ehcigeneric-ehciÁÀw(upuusb|okayusb@1c1c400&2allwinner,sun4i-a10-ohcigeneric-ohciÁÄwAu|puusb|okaycsi@1c1d0002allwinner,sun4i-a10-csi1ÁÐw+u;„ºbusram |disabledspi@1c1f0002allwinner,sun4i-a10-spiÁðw2u/ºahbmodÆ Ërxtx |disabledclock@1c200002allwinner,sun4i-a10-ccuÂu"#
ºhosclosc3ÓÌinterrupt-controller@1c204002allwinner,sun4i-a10-icÂàõÌpinctrl@1c208002allwinner,sun4i-a10-pinctrlÂwuJ"#ºapbhoscloscàõÌcan0-ph-pins
"PH20PH21'canemac0-pinsK"PA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16'emacÌi2c0-pins"PB0PB1'i2c0Ì&i2c1-pins
"PB18PB19'i2c1Ì'i2c2-pins
"PB20PB21'i2c2Ì(ir0-rx-pin"PB4'ir0Ì$ir0-tx-pin"PB3'ir0ir1-rx-pin"PB23'ir1ir1-tx-pin"PB22'ir1mmc0-pins"PF0PF1PF2PF3PF4PF5'mmc00?Ìps2-ch0-pins
"PI20PI21'ps2ps2-ch1-ph-pins
"PH12PH13'ps2pwm0-pin"PB2'pwmpwm1-pin"PI3'pwmspdif-tx-pin"PB13'spdif?spi0-pi-pins"PI11PI12PI13'spi0Ì
spi0-cs0-pi-pin"PI10'spi0Ìspi1-pins"PI17PI18PI19'spi1Ìspi1-cs0-pin"PI16'spi1Ì
spi2-pb-pins"PB15PB16PB17'spi2spi2-pc-pins"PC20PC21PC22'spi2spi2-cs0-pb-pin"PB14'spi2spi2-cs0-pc-pin"PC19'spi2uart0-pb-pins
"PB22PB23'uart0Ì%uart0-pf-pins"PF2PF4'uart0uart1-pins
"PA10PA11'uart1timer@1c20c002allwinner,sun4i-a10-timerÂwCDu"watchdog@1c20c902allwinner,sun4i-a10-wdtÂwu"rtc@1c20d002allwinner,sun4i-a10-rtcÂ
wpwm@1c20e002allwinner,sun4i-a10-pwmÂu"L |disabledspdif@1c21000W2allwinner,sun4i-a10-spdifÂw
uFx
ºapbspdifÆ Ërxtx |disabledir@1c218002allwinner,sun4i-a10-iruKtºapbirwÂ@|okayÕdefaultã$ir@1c21c002allwinner,sun4i-a10-iruLuºapbirwÂ@ |disabledi2s@1c22400W2allwinner,sun4i-a10-i2sÂ$wuGvºapbmodÆ Ërxtx |disabledlradc@1c228002allwinner,sun4i-a10-lradc-keysÂ(w |disabledcodec@1c22c00W2allwinner,sun4i-a10-codecÂ,@wuE
ºapbcodecÆ Ërxtx |disabledeeprom@1c238002allwinner,sun4i-a10-sidÂ8rtp@1c250002allwinner,sun4i-a10-tsÂPwhÌserial@1c280002snps,dw-apb-uart€w~ˆuX|okayÕdefaultã%serial@1c284002snps,dw-apb-uart„w~ˆuY |disabledserial@1c288002snps,dw-apb-uartˆw~ˆuZ |disabledserial@1c28c002snps,dw-apb-uartÂŒw~ˆu[ |disabledserial@1c290002snps,dw-apb-uartÂw~ˆu\ |disabledserial@1c294002snps,dw-apb-uart”w~ˆu] |disabledserial@1c298002snps,dw-apb-uart˜w~ˆu^ |disabledserial@1c29c002snps,dw-apb-uartÂœw~ˆu_ |disabledps2@1c2a0002allwinner,sun4i-a10-ps2 w>uU |disabledps2@1c2a4002allwinner,sun4i-a10-ps2¤w?uV |disabledi2c@1c2ac002allwinner,sun4i-a10-i2c¬wuOÕdefaultã&|okaypmic@3442x-powers,axp209àõwac-power 2x-powers,axp202-ac-power-supply |disabledadc2x-powers,axp209-adc•Ì5gpio2x-powers,axp209-gpiobattery-power%2x-powers,axp209-battery-power-supply |disabledregulators§Üdcdc2ºvdd-cpuÉÝB@õ\ÀÌdcdc3ºvdd-int-dllÉÝB@õ\Àldo1ÉÝÖ õÖ ºvdd-rtcldo2ºavccÉÝ-ÆÀõ-ÆÀldo3ºldo3ldo4ºldo4ldo5ºldo5 |disabledusb-power!2x-powers,axp202-usb-power-supply |disabledi2c@1c2b0002allwinner,sun4i-a10-i2c°wuPÕdefaultã'|okayi2c@1c2b4002allwinner,sun4i-a10-i2c´w uQÕdefaultã(|okaycan@1c2bc002allwinner,sun4i-a10-can¼wuS |disabledgpu@1c40000&2allwinner,sun4i-a10-maliarm,mali-400ÄwEFGHI`gpgpmmupp0ppmmu0pmuuD¥ ºbuscore
¥ã`display-frontend@1e00000%2allwinner,sun4i-a10-display-frontendàw/u@’‹ºahbmodramÌportsport@1endpoint@0)Ì1endpoint@1*Ì-display-frontend@1e20000%2allwinner,sun4i-a10-display-frontendâw0uA“ŠºahbmodramÌportsport@1endpoint@0+Ì2endpoint@1,Ì.display-backend@1e40000$2allwinner,sun4i-a10-display-backendäw0u?‘ºahbmodramportsport@0endpoint@0-Ì*endpoint@1.Ì,port@1endpoint@0/Ìendpoint@10Ìdisplay-backend@1e60000$2allwinner,sun4i-a10-display-backendæw/u>Œºahbmodramportsport@0endpoint@01Ì)endpoint@12Ì+port@1endpoint@03Ìendpoint@14Ìahci-5v2regulator-fixedºahci-5vÝLK@õLK@2DW|okayÌ!usb0-vbus2regulator-fixed
ºusb0-vbusÝLK@õLK@DW |disabledusb1-vbus2regulator-fixed
ºusb1-vbusÝLK@õLK@2DW|okayÌusb2-vbus2regulator-fixed
ºusb2-vbusÝLK@õLK@2DW|okayÌvcc3v02regulator-fixedºvcc3v0Ý-ÆÀõ-ÆÀvcc3v32regulator-fixedºvcc3v3Ý2Z õ2Z Ìvcc5v02regulator-fixedºvcc5v0ÝLK@õLK@pmic-temp
2iio-hwmon\5 #address-cells#size-cellsinterrupt-parentmodelcompatibleethernet0serial0rangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregclock-latencyoperating-points#cooling-cellscpu-supplyphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-frequencyclock-output-namesallwinner,pipelinesinterruptssizealloc-rangesreusablelinux,cma-default#dma-cellsclock-namesdmasdma-namespinctrl-namespinctrl-0allwinner,sramphy-handleresetsreset-namesremote-endpointallwinner,tcon-channelvmmc-supplybus-widthcd-gpiosinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb1_vbus-supplyusb2_vbus-supplytarget-supply#reset-cellsinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cells#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-width#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-ratesregulator-boot-onenable-active-highgpioio-channels