Ð
þíA°8=|(4=D"RT-Thread STM32H750i-ART-PI board"!st,stm32h750i-art-pist,stm32h750interrupt-controller@e000e100!arm,armv7m-nvic,ARàáVtimer@e000e010!arm,armv7m-systickRàà^okayeæ²€soc!simple-busu†timer@40000c00!st,stm32-timerR@2˜_timer@40002400!st,stm32-lptimerR@$˜Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8$¶Ž˜ ^disabledspi@40003c00!st,stm32h7-spiR@<�3¶˜Ž ^disabledserial@40004400!st,stm32h7-uartR@D& ^disabled˜Œ½Çdefaultserial@40004800!st,stm32h7-uartR@H'^okay˜‹Çdefault½ Õ-.Úrxtxäbluetooth!brcm,bcm43438-btô
)Âserial@40004c00!st,stm32h7-uartR@L4^okay˜Š½Çdefaulti2c@40005400!st,stm32f7-i2cR@T ¶•˜ˆ ^disabledi2c@40005800!st,stm32f7-i2cR@X!"¶–˜‡ ^disabledi2c@40005c00!st,stm32f7-i2cR@\HI¶—˜† ^disableddac@40007400!st,stm32h7-dac-coreR@t˜XŸpclk ^disableddac@1
!st,stm32-dac3R ^disableddac@2
!st,stm32-dac3R ^disabledserial@40011000!st,stm32h7-uartR@% ^disabled˜œspi@40013000!st,stm32h7-spiR@0#¶Ì˜š^okay½ ÇdefaultE
Õ%&Úrxtxflash@0!winbond,w25q128jedec,spi-norRNÄ´partition@0`root filesystemRspi@40013400!st,stm32h7-spiR@4T¶Í˜™ ^disabledspi@40015000!st,stm32h7-spiR@PU¶Ô˜˜ ^disableddma-controller@40020000
!st,stm32-dmaR@
/˜Afq|^okayVdma-controller@40020400
!st,stm32-dmaR@ 89:;<�DEF˜@fq|^okayVdma-router@40020800!st,stm32h7-dmamuxR@@f‰|€–˜AVadc@40022000!st,stm32h7-adc-coreR@ ˜}Ÿbus,A ^disabledV
adc@0!st,stm32h7-adc3Ru
^disabledadc@100!st,stm32h7-adc3Ru
^disabledusb@40040000!st,stm32f7-hsotgR@M˜|Ÿotg¢± À€@@@@ ^disabledusb@40080000!st,stm32f4x9-fsotgR@e˜{Ÿotg ^disableddisplay-controller@50001000!st,stm32-ltdcRPXY¶c˜‚Ÿlcd ^disableddma-controller@52000000!st,stm32h7-mdmaRRz˜9f‰| mmc@52007000!arm,pl18xarm,primecellÒ1€RRp1˜x Ÿapb_pclk¶ðéúR'Çdefaultopendrainsleep½ *6@^okaymmc@48022400!arm,pl18xarm,primecellÒ1€RH$|˜~ Ÿapb_pclk¶)éúR'^okayÇdefaultopendrainsleep½ L*6@bcrmf@1R!brcm,bcm4329-fmacinterrupt-controller@58000000!st,stm32h7-exti,ARX4
()>LVsyscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRXV¶å˜¤ ^disabledi2c@58001c00!st,stm32f7-i2cRX_`¶ç˜£ ^disabledtimer@58002400!st,stm32-lptimerRX$˜¢Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(˜¡Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,˜ Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtimer@58003000!st,stm32-lptimerRX0˜ŸŸmux ^disabledpwm!st,stm32-pwm-lp« ^disabledregulator@58003c00!st,stm32-vrefbufRX<�˜mZã`r&% ^disabledrtc@58004000!st,stm32h7-rtcRX@˜l
Ÿpclkrtc_ckŠ
šu± ^disabledreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXD»È˜±Vpower-config@58024800!st,stm32-power-configsysconRXHVadc@58026000!st,stm32h7-adc-coreRX`˜€Ÿbus,A ^disabledVadc@0!st,stm32h7-adc3Ru ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@€€
Õstmmaceth=ßmacirq Ÿstmmacethmac-clk-txmac-clk-rx˜>=<�ïù ^disabled½Çdefaultrmiimdio0!snps,dwmac-mdioethernet-phy@0RVpinctrl@58020000!st,stm32h743-pinctrl†X0u±Vgpio@58020000&R˜V2GPIOA,A?FV
gpio@58020400&R˜U2GPIOB,A?Fgpio@58020800&R˜T2GPIOC,A?F Vgpio@58020c00&R˜S2GPIOD,A?F0gpio@58021000&R˜R2GPIOE,A?F@gpio@58021400&R˜Q2GPIOF,A?FPgpio@58021800&R˜P2GPIOG,A?F`gpio@58021c00&R˜O2GPIOH,A?Fpgpio@58022000&R ˜N2GPIOI,A?F€Vgpio@58022400&R$˜M2GPIOJ,A?Fgpio@58022800&R(˜L2GPIOK,A?F i2c1-0pinsRYfwrmii-0Vpins$Rkml$%!wsdmmc1-b4-0VpinsR(
)
*
+
,
2
wYsdmmc1-b4-od-0Vpins1R(
)
*
+
,
wYpins2R2
wfYsdmmc1-b4-sleep-0VpinsR()*+,2sdmmc1-dir-0pins1R& ' w‘pins2R‘sdmmc1-dir-sleep-0pinsR&'sdmmc2-b4-0VpinsR
67wYsdmmc2-b4-od-0Vpins1R
6wYpins2R7wfYsdmmc2-b4-sleep-0VpinsR67spi1-0V pins1RYwpins2RiYuart4-0Vpins1R Ywpins2R‰ Yusart1-0pins1RYwpins2RYusart2-0Vpins1R5Ywpins2R6Yusart3-0Vpins1R<Ywpins2R;Yusbotg-hs-0pins0Rt‹ Ywclocksclk-hse»!fixed-clocke}x@Vclk-lse»!fixed-clocke€Vi2s_ckin»!fixed-clockeVchosenžroot=/dev/ram§serial0:2000000n8memory@c0000000³memoryRÀreserved-memory†linux,cma!shared-dma-pool¿¬ÆaliasesØ/soc/serial@40004c00à/soc/serial@40004800leds
!gpio-ledsled-redled-green
èheartbeatregulator-v3v3!regulator-fixedþv3v3Z2Z r2Z
Vregulator-wlan!regulator-fixedþwl-regZ2Z r2Z
!V #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresetspinctrl-0pinctrl-namesdmasdma-namesuart-has-rtsctshost-wakeup-gpiosdevice-wakeup-gpiosshutdown-gpiosmax-speed#io-channel-cellscs-gpiosspi-max-frequencylabel#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizearm,primecell-periphidcap-sd-highspeedcap-mmc-highspeedpinctrl-1pinctrl-2broken-cdst,neg-edgebus-widthvmmc-supplynon-removableregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesinterrupt-namesst,sysconsnps,pblphy-modephy-handlegpio-controller#gpio-cellsst,bank-namengpiosgpio-rangespinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeno-maplinux,dma-defaultserial0serial1linux,default-triggerregulator-nameregulator-always-onenable-active-high