Ð
þí=Ë89Ð(û9˜)STMicroelectronics STM32H743i-EVAL board !st,stm32h743i-evalst,stm32h743interrupt-controller@e000e100!arm,armv7m-nvic,ARàáVtimer@e000e010!arm,armv7m-systickRàà^okayeæ²€soc!simple-busu†timer@40000c00!st,stm32-timerR@2˜_timer@40002400!st,stm32-lptimerR@$˜Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8$¶Ž˜ ^disabledspi@40003c00!st,stm32h7-spiR@<�3¶˜Ž ^disabledserial@40004400!st,stm32h7-uartR@D& ^disabled˜Œserial@40004800!st,stm32h7-uartR@H' ^disabled˜‹serial@40004c00!st,stm32h7-uartR@L4 ^disabled˜Ši2c@40005400!st,stm32f7-i2cR@T ¶•˜ˆ^okay½ÇdefaultÕ¹ìi2c@40005800!st,stm32f7-i2cR@X!"¶–˜‡ ^disabledi2c@40005c00!st,stm32f7-i2cR@\HI¶—˜† ^disableddac@40007400!st,stm32h7-dac-coreR@t˜XŸpclk ^disableddac@1
!st,stm32-dacR ^disableddac@2
!st,stm32-dacR ^disabledserial@40011000!st,stm32h7-uartR@%^okay˜œ½Çdefaultspi@40013000!st,stm32h7-spiR@0#¶Ì˜š ^disabledspi@40013400!st,stm32h7-spiR@4T¶Í˜™ ^disabledspi@40015000!st,stm32h7-spiR@PU¶Ô˜˜ ^disableddma-controller@40020000
!st,stm32-dmaR@
/˜A!, ^disabledVdma-controller@40020400
!st,stm32-dmaR@ 89:;<�DEF˜@!, ^disabledVdma-router@40020800!st,stm32h7-dmamuxR@@9,€F˜Aadc@40022000!st,stm32h7-adc-coreR@ ˜}Ÿbus,A^okayR^Vadc@0!st,stm32h7-adcRu^okayjadc@100!st,stm32h7-adcRu ^disabledusb@40040000!st,stm32f7-hsotgR@M˜|Ÿotgz‰ ›€€@@@@ ^okay½ Çdefaultª
¯usb2-phy¹otgusb@40080000!st,stm32f4x9-fsotgR@e˜{Ÿotg ^disableddisplay-controller@50001000!st,stm32-ltdcRPXY¶c˜‚Ÿlcd ^disableddma-controller@52000000!st,stm32h7-mdmaRRz˜99, mmc@52007000!arm,pl18xarm,primecellÁ1€RRp1˜x Ÿapb_pclk¶ðØéû'Çdefaultopendrainsleep½
'2>JT^okaymmc@48022400!arm,pl18xarm,primecellÁ1€RH$|˜~ Ÿapb_pclk¶)Øéû' ^disabledinterrupt-controller@58000000!st,stm32h7-exti,ARX4
()>LVsyscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRXV¶å˜¤ ^disabledi2c@58001c00!st,stm32f7-i2cRX_`¶ç˜£ ^disabledtimer@58002400!st,stm32-lptimerRX$˜¢Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(˜¡Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,˜ Ÿmux ^disabledpwm!st,stm32-pwm-lp« ^disabledtimer@58003000!st,stm32-lptimerRX0˜ŸŸmux ^disabledpwm!st,stm32-pwm-lp« ^disabledregulator@58003c00!st,stm32-vrefbufRX<�˜m`ã`x&% ^disabledrtc@58004000!st,stm32h7-rtcRX@˜l
Ÿpclkrtc_ck
u·^okayreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXDÁΘ·Vpower-config@58024800!st,stm32-power-configsysconRXHVadc@58026000!st,stm32h7-adc-coreRX`˜€Ÿbus,A ^disabledVadc@0!st,stm32h7-adcRu ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@€€
Ûstmmaceth=åmacirq Ÿstmmacethmac-clk-txmac-clk-rx˜>=<�õÿ ^disabled½Çdefaultrmiimdio0!snps,dwmac-mdioethernet-phy@0RVpinctrl@58020000!st,stm32h743-pinctrl†X0u·Vgpio@58020000,R˜V8GPIOA,AELgpio@58020400,R˜U8GPIOB,AELgpio@58020800,R˜T8GPIOC,AEL gpio@58020c00,R˜S8GPIOD,AEL0gpio@58021000,R˜R8GPIOE,AEL@gpio@58021400,R˜Q8GPIOF,AELPgpio@58021800,R˜P8GPIOG,AEL`gpio@58021c00,R˜O8GPIOH,AELpgpio@58022000,R ˜N8GPIOI,AEL€gpio@58022400,R$˜M8GPIOJ,AELgpio@58022800,R(˜L8GPIOK,AEL i2c1-0VpinsX_l}rmii-0Vpins$Xkml$%!}sdmmc1-b4-0VpinsX(
)
*
+
,
2
}‡_sdmmc1-b4-od-0V
pins1X(
)
*
+
,
}‡_pins2X2
}l_sdmmc1-b4-sleep-0VpinsX()*+,2sdmmc1-dir-0Vpins1X& ' }‡—pins2X—sdmmc1-dir-sleep-0VpinsX&'sdmmc2-b4-0pinsX
67}‡_sdmmc2-b4-od-0pins1X
6}‡_pins2X7}l_sdmmc2-b4-sleep-0pinsX67spi1-0pins1X_‡}pins2Xi_uart4-0pins1X _‡}pins2X‰ _usart1-0Vpins1X_‡}pins2X_usart2-0pins1X5_‡}pins2X6_usart3-0pins1X<_‡}pins2X;_usbotg-hs-0V pins0Xt‹ _‡}clocksclk-hseÁ!fixed-clocke}x@Vclk-lseÁ!fixed-clocke€Vi2s_ckinÁ!fixed-clockeVchosen¤root=/dev/ramserial0:115200n8memory@d0000000¹memoryRÐaliasesÅ/soc/serial@40011000regulator-vdda!regulator-fixedÍvdda`2Z x2Z ÜVregulator-v2v9_sd!regulator-fixedÍv2v9_sd`,@ x,@ ÜVusb-phyð!usb-nop-xceiv˜; Ÿmain_clkV
#address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresetspinctrl-0pinctrl-namesi2c-scl-rising-time-nsi2c-scl-falling-time-ns#io-channel-cells#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersvdda-supplyvref-supplyst,adc-channelsg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizephysphy-namesdr_modearm,primecell-periphidcap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-1pinctrl-2broken-cdst,sig-dirst,neg-edgest,use-ckinbus-widthvmmc-supplyregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesinterrupt-namesst,sysconsnps,pblphy-modephy-handlegpio-controller#gpio-cellsst,bank-namengpiosgpio-rangespinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeserial0regulator-nameregulator-always-on#phy-cells