Ð
þíM8I`(¹I(*STMicroelectronics STM32F469i-DISCO board!!st,stm32f469i-discost,stm32f469interrupt-controller@e000e100!arm,armv7m-nvic,ARàáVtimer@e000e010!arm,armv7m-systickRàà^okayesoc!simple-busl}„Àefuse@1fff7800!st,stm32f4-otpRÿxcalib@22cR,calib@22eR.timers@40000000!st,stm32-timersR@e€int ^disabledpwm
!st,stm32-pwm› ^disabledtimer@1!st,stm32-timer-triggerR ^disabledtimers@40000400!st,stm32-timersR@eint^okaypwm
!st,stm32-pwm›^okay¦°defaulttimer@2!st,stm32-timer-triggerR^okaytimers@40000800!st,stm32-timersR@e‚int ^disabledpwm
!st,stm32-pwm› ^disabledtimer@3!st,stm32-timer-triggerR ^disabledtimers@40000c00!st,stm32-timerR@eƒ^okay¾2timers@40001000!st,stm32-timersR@e„int ^disabledtimer@5!st,stm32-timer-triggerR ^disabledtimers@40001400!st,stm32-timersR@e…int ^disabledtimer@6!st,stm32-timer-triggerR ^disabledtimers@40001800!st,stm32-timersR@e†int ^disabledpwm
!st,stm32-pwm› ^disabledtimer@11!st,stm32-timer-triggerR ^disabledtimers@40001c00!st,stm32-timersR@e‡int ^disabledpwm
!st,stm32-pwm› ^disabledtimers@40002000!st,stm32-timersR@ eˆint ^disabledpwm
!st,stm32-pwm› ^disabledrtc@40002800
!st,stm32-rtcR@(eÉÙl¾ð^okaywatchdog@40003000!st,stm32-iwdgR@0elsi ^disabledspi@40003800!st,stm32f4-spiR@8¾$eŽ ^disabledspi@40003c00!st,stm32f4-spiR@<�¾3e ^disabledserial@40004400!st,stm32-uartR@D¾&e‘ ^disabledserial@40004800!st,stm32-uartR@H¾'e’^okay(úÿrxtx¦°defaultserial@40004c00!st,stm32-uartR@L¾4e“ ^disabledserial@40005000!st,stm32-uartR@P¾5e” ^disabledi2c@40005400!st,stm32f4-i2cR@T¾ e• ^disabledi2c@40005c00!st,stm32f4-i2cR@\¾HI e— ^disabledcan@40006400!st,stm32f4-bxcanR@d¾txrx0rx1sce e™ / ^disabledgcan@40006600!st,stm32f4-gcansysconR@fe™V can@40006800!st,stm32f4-bxcanR@h¾?@ABtxrx0rx1sce eš7/ ^disableddac@40007400!st,stm32f4-dac-coreR@t epclk ^disableddac@1
!st,stm32-dacHR ^disableddac@2
!st,stm32-dacHR ^disabledserial@40007800!st,stm32-uartR@x¾Rež ^disabledserial@40007c00!st,stm32-uartR@|¾SeŸ ^disabledtimers@40010000!st,stm32-timersR@e int^okaypwm
!st,stm32-pwm›^okay¦
°defaulttimer@0!st,stm32-timer-triggerR^okaytimers@40010400!st,stm32-timersR@e¡int ^disabledpwm
!st,stm32-pwm› ^disabledtimer@7!st,stm32-timer-triggerR ^disabledserial@40011000!st,stm32-uartR@¾%e¤ ^disabled(úÿrxtxserial@40011400!st,stm32-uartR@¾Ge¥ ^disabledadc@40012000!st,stm32f4-adc-coreR@ ¾e¨adc,A ^disabledVadc@0!st,stm32f4-adcHRe¨l¾úÿrx ^disabledadc@100!st,stm32f4-adcHRe©l¾úÿrx ^disabledadc@200!st,stm32f4-adcHReªl¾úÿrx ^disabledmmc@40012c00!arm,pl180arm,primecellZˆ€R@,e« apb_pclk¾1qÜl^okay
‹”°defaultopendrain¦ž¨spi@40013000!st,stm32f4-spiR@0¾#e¬ ^disabledspi@40013400!st,stm32f4-spiR@4¾Te ^disabledsyscon@40013800!st,stm32-syscfgsysconR@8Vinterrupt-controller@40013c00!st,stm32-exti,AR@<�8¾
()*>LVtimers@40014000!st,stm32-timersR@@e°int ^disabledpwm
!st,stm32-pwm› ^disabledtimer@8!st,stm32-timer-triggerR ^disabledtimers@40014400!st,stm32-timersR@De±int ^disabledpwm
!st,stm32-pwm› ^disabledtimers@40014800!st,stm32-timersR@He²int ^disabledpwm
!st,stm32-pwm› ^disabledspi@40015000!st,stm32f4-spiR@P¾Ue´(úÿrxtx ^disabledspi@40015400!st,stm32f4-spiR@T¾Veµ ^disabledpower-config@40007000!st,stm32-power-configsysconR@pVdisplay-controller@40016800!st,stm32-ltdcR@h¾XY :elcd^okayportendpoint²Vcrc@40023000!st,stm32f4-crcR@0e ^disabledrcc@40023800ÂÏ0!st,stm32f469-rccst,stm32f42xx-rccst,stm32-rccR@8eðÉÜB@Vdma-controller@40026000
!st,stm32-dmaR@` ¾
/eñVdma-controller@40026400
!st,stm32-dmaR@d ¾89:;<�DEFeñüVethernet@40028000 !st,stm32-dwmacsnps,dwmac-3.50aR@€€
stmmaceth¾=macirq stmmacethmac-clk-txmac-clk-rx$e$ ^disableddma2d@4002b000!st,stm32-dma2dR@°¾Z —edma2d^okayusb@40040000
!snps,dwc2R@¾Meotg ^disabledusb@50000000!st,stm32f4x9-fsotgRP¾Ce'otg^okay5host¦°defaultdcmi@50050000!st,stm32-dcmiRP¾N e mclk°default¦úÿtx ^disabledrng@50060800
!st,stm32-rngRPe&dsi@40016c00
!st,stm32-dsiR@l ;=apbe pclkref^okayportsport@0Rendpoint²Vport@1Rendpoint²Vpanel@0!orisetech,otm8009aRIU
^okayportendpoint²Vpinctrl@40020000}@0lð!st,stm32f469-pinctrlVgpio@40020000br,ARe~GPIOA‹Vgpio@40020400br,ARe~GPIOB‹Vgpio@40020800br,ARe~GPIOC‹ gpio@40020c00br,ARe~GPIOD‹0Vgpio@40021000br,ARe~GPIOE‹@gpio@40021400br,ARe~GPIOF‹Pgpio@40021800br,ARe~GPIOG‹`Vgpio@40021c00br,ARe~GPIOH‹pVgpio@40022000br,AR e~GPIOI‹€gpio@40022400br,AR$e ~GPIOJ ‹œgpio@40022800br,AR(e
~GPIOK‹£Vusart1-0pins1— ž«»pins2—
žusart3-0Vpins1—ž«»pins2—žusbotg-fs-0Vpins—
ž«»usbotg-fs-1pins—
ž«»usbotg-hs-0pins0—t‹ ž«»mii-0pins8—mn"#k!$%vw»adc-200pins—Zpwm1-0V
pins—pwm3-0Vpins—i2c1-0pins—žÅ»ltdc-0pinsp—ŒŽ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§»ltdc-1pinsX—&g*
fj
6k'3l
Z»spi5-0pins1—WYž«»pins2—Xži2c3-0pins—)žÅ»dcmi-0Vpins<�—&'()+3F*,62ž«»sdio-pins-0Vpins—(
)
*
+
,
2
«»sdio-pins-od-0Vpins1—(
)
*
+
,
«»pins2—2
Å»can1-0pins1—
pins2—
Öcan2-0pins1—
pins2—
Öcan2-1pins1—
pins2—
Öclocksclk-hseÏ!fixed-clockãzVclk-lseÏ!fixed-clockã€clk-lsiÏ!fixed-clockã}Vi2s-ckinÏ!fixed-clockãVchosenóroot=/dev/ramüserial0:115200n8memory@0memoryRaliases/soc/serial@40004800vcc-3v3!regulator-fixedvcc_3v3+2Z C2Z V
leds
!gpio-ledsled-greenŽ
[heartbeatled-orangeŽled-redŽled-blueŽgpio-keys
!gpio-keysqbutton-0|User‚Žvcc5v-otg-regulator!regulator-fixed vcc5_host1¥ #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclocksinterrupt-parentrangesdma-rangesclock-names#pwm-cellspinctrl-0pinctrl-namesinterruptsassigned-clocksassigned-clock-parentsst,syscfgdmasdma-namesresetsinterrupt-namesst,can-primaryst,gcanst,can-secondary#io-channel-cellsarm,primecell-periphidmax-frequencyvmmc-supplycd-gpiosbroken-cdpinctrl-1bus-widthremote-endpoint#reset-cells#clock-cellsassigned-clock-rates#dma-cellsst,mem2memreg-namesst,sysconsnps,pblsnps,mixed-burstdr_modereset-namesreset-gpiospower-supplygpio-controller#gpio-cellsst,bank-namegpio-rangespinmuxbias-disabledrive-push-pullslew-ratedrive-open-drainbias-pull-upclock-frequencybootargsstdout-pathdevice_typeserial0regulator-nameregulator-min-microvoltregulator-max-microvoltlinux,default-triggerautorepeatlabellinux,codeenable-active-highgpioregulator-always-on