Ð
þíH’8DX(:D Altera SOCFPGA VT!altr,socfpga-vtaltr,socfpgaaliases,/soc/serial@ffc020004/soc/serial@ffc03000HZnand-controller@ff900000!altr,socfpga-denali-nandrÿÿ¸knand_datadenali_reg ö-.ýnandnand_xecc $ %disabledsram@ffff0000
!mmio-sramrÿÿ‡+spi@ff705000!!intel,socfpga-qspicdns,qspi-norrÿpPÿ —u€…•ö/ % %disabledrstmgr@ffd05000ª
!altr,rst-mgrrÿÐP·‡snoop-control-unit@fffec000!arm,cortex-a9-scurÿþÀsdr@ffc25000!altr,sdr-ctlsysconrÿÂP =‡0sdramedac!altr,sdram-edacÊ0 'spi@fff00000!snps,dw-apb-ssirÿð šÚö1 2spi %disabledspi@fff01000!snps,dw-apb-ssirÿð ›Úö1 3spi %disabledsysmgr@ffd08000!altr,sys-mgrsysconrÿЀ@áÿЀ‡%timer@fffec600!arm,cortex-a9-twd-timerrÿþÆ
ö2timer0@ffc08000!snps,dw-apb-timer §rÿÀ€ö*ýtimer *timer9jÏÀtimer1@ffc09000!snps,dw-apb-timer ¨rÿÀö*ýtimer +timer9jÏÀtimer2@ffd00000!snps,dw-apb-timer ©rÿÐö
ýtimer (timer9jÏÀtimer3@ffd01000!snps,dw-apb-timer ªrÿÐö
ýtimer )timer9jÏÀserial@ffc02000!snps,dw-apb-uartrÿÀ ¢ñûö*33
txrx 09p€serial@ffc03000!snps,dw-apb-uartrÿÀ0 £ñûö*33
txrx 19p€usbphy!usb-nop-xceiv%okay‡5usb@ffb00000
!snps,dwc2rÿ°ÿÿ }ö4ýotg "dwc2"5 'usb2-phy %disabledusb@ffb40000
!snps,dwc2rÿ´ÿÿ €ö4ýotg #dwc2"5 'usb2-phy %disabledwatchdog@ffd02000!snps,dw-wdtrÿÐ «ö
& %disabledwatchdog@ffd03000!snps,dw-wdtrÿÐ0 ¬ö
' %disabledchosen1console=ttyS0,57600memory@0fmemoryr@ #address-cells#size-cellsmodelcompatibleserial0serial1timer0timer1timer2timer3enable-methoddevice_typeregnext-level-cachephandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cellsclocksclock-namesresetsreset-namesfpga-mgrstatus#clock-cellsclock-frequencydiv-regfixed-dividerclk-gatesnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blenaltr,sysmgr-sysconinterrupt-namesmac-addresssnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthsnps,axi-configphy-modegpio-controller#gpio-cellssnps,nr-gpiosiramcache-unifiedcache-levelarm,tag-latencyarm,data-latencyprefetch-dataprefetch-instrarm,shared-overridearm,double-linefillarm,double-linefill-incrarm,double-linefill-wraparm,prefetch-droparm,prefetch-offsetbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeedreg-namescdns,fifo-depthcdns,fifo-widthcdns,trigger-address#reset-cellsaltr,modrst-offsetaltr,sdr-sysconnum-cscpu1-start-addrreg-shiftreg-io-widthdmasdma-names#phy-cellsphysphy-namesbootargs