Ð
þíK‰HF¤(åF\
EBV SOCrates0!ebv,socratesaltr,socfpga-cyclone5altr,socfpgaaliases,/soc/serial@ffc020004/soc/serial@ffc03000HRdu‡nand-controller@ff900000!altr,socfpga-denali-nand|ÿÿ¸…nand_datadenali_regª-.nandnand_xecc$ /disabledsram@ffff0000
!mmio-sram|ÿÿ‘+spi@ff705000!!intel,socfpga-qspicdns,qspi-nor|ÿpPÿ ª—€Ÿ¯/%/okayflash@0!micron,n25q256ajedec,spi-nor|ÄõáÖåõ22/okayrstmgr@ffd05000-
!altr,rst-mgr|ÿÐP:‘snoop-control-unit@fffec000!arm,cortex-a9-scu|ÿþÀsdr@ffc25000!altr,sdr-ctlsyscon|ÿÂP=‘0sdramedac!altr,sdram-edacM0ª'spi@fff00000!snps,dw-apb-ssi|ÿðªš]12spi /disabledspi@fff01000!snps,dw-apb-ssi|ÿðª›]13spi /disabledsysmgr@ffd08000!altr,sys-mgrsyscon|ÿЀ@dÿЀđ%timer@fffec600!arm,cortex-a9-twd-timer|ÿþƪ
2timer0@ffc08000!snps,dw-apb-timerª§|ÿÀ€*timer*timertimer1@ffc09000!snps,dw-apb-timerª¨|ÿÀ*timer+timertimer2@ffd00000!snps,dw-apb-timerª©|ÿÐ
timer(timertimer3@ffd01000!snps,dw-apb-timerªª|ÿÐ
timer)timerserial@ffc02000!snps,dw-apb-uart|ÿÀ ª¢t~*‹33txrx0serial@ffc03000!snps,dw-apb-uart|ÿÀ0ª£t~*‹33txrx1usbphyš!usb-nop-xceiv/okay‘5usb@ffb00000
!snps,dwc2|ÿ°ÿÿª}4otg"dwc2¥5 ªusb2-phy /disabledusb@ffb40000
!snps,dwc2|ÿ´ÿÿª€4otg#dwc2¥5 ªusb2-phy /disabledwatchdog@ffd02000!snps,dw-wdt|ÿÐ ª«
&/okaywatchdog@ffd03000!snps,dw-wdt|ÿÐ0ª¬
' /disabledchosen´earlyprintk½serial0:115200n8memory@0pmemory|@gpio-leds
!gpio-ledsled0Éled:green:heartbeat[6
Ïheartbeatled1
Éled:green:D7[7led2
Éled:green:D8[7 #address-cells#size-cellsmodelcompatibleserial0serial1timer0timer1timer2timer3ethernet0enable-methoddevice_typeregnext-level-cachephandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cellsclocksclock-namesresetsreset-namesfpga-mgrstatus#clock-cellsclock-frequencydiv-regfixed-dividerclk-gatesnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blenaltr,sysmgr-sysconinterrupt-namesmac-addresssnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthsnps,axi-configphy-modegpio-controller#gpio-cellssnps,nr-gpiosiramcache-unifiedcache-levelarm,tag-latencyarm,data-latencyprefetch-dataprefetch-instrarm,shared-overridearm,double-linefillarm,double-linefill-incrarm,double-linefill-wraparm,prefetch-droparm,prefetch-offsetbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeedclk-phase-sd-hsreg-namescdns,fifo-depthcdns,fifo-widthcdns,trigger-addressspi-max-frequencym25p,fast-readcdns,read-delaycdns,tshsl-nscdns,tsd2d-nscdns,tchsh-nscdns,tslch-ns#reset-cellsaltr,modrst-offsetaltr,sdr-sysconnum-cscpu1-start-addrreg-shiftreg-io-widthdmasdma-names#phy-cellsphysphy-namesbootargsstdout-pathlabellinux,default-trigger