Ð
þíJÑ8Eì(åE´Altera SOCFPGA Arria 10=!altr,socfpga-arria10-socdkaltr,socfpga-arria10altr,socfpgacpus,altr,socfpga-a10-smpcpu@0!arm,cortex-a9:cpuFJ[cpu@1!arm,cortex-a9:cpuFJ[pmu@ff111000!arm,cortex-a9-pmuct|}Fÿÿ0interrupt-controller@ffffd000!arm,cortex-a9-gic’£FÿÿÐÿÿÁ[soc!simple-bus:socc¸amba!simple-bus¸pdma@ffda1000!arm,pl330arm,primecellFÿÚltSTUVWXYZ[¿Ê Ñapb_pclkÝ05ädmadma-ocp["base_fpga_region!fpga-regionðclkmgr@ffd04000
!altr,clk-mgrFÿÐ@clockscb_intosc_hs_div2_clkù!fixed-clock[cb_intosc_ls_clkù!fixed-clock[ f2s_free_clkù!fixed-clock[
osc1ù!fixed-clock}x@[main_pll@40ù!altr,socfpga-a10-pll-clockÊ
F@[main_mpu_base_clkù!altr,socfpga-a10-perip-clkÊ@[main_noc_base_clkù!altr,socfpga-a10-perip-clkÊD[main_emaca_clk@68ù!altr,socfpga-a10-perip-clkÊFhmain_emacb_clk@6cù!altr,socfpga-a10-perip-clkÊFlmain_emac_ptp_clk@70ù!altr,socfpga-a10-perip-clkÊFpmain_gpio_db_clk@74ù!altr,socfpga-a10-perip-clkÊFtmain_sdmmc_clk@78ù!altr,socfpga-a10-perip-clkÊFx[main_s2f_usr0_clk@7cù!altr,socfpga-a10-perip-clkÊF|main_s2f_usr1_clk@80ù!altr,socfpga-a10-perip-clkÊF€[main_hmc_pll_ref_clk@84ù!altr,socfpga-a10-perip-clkÊF„main_periph_ref_clk@9cù!altr,socfpga-a10-perip-clkÊFœ[periph_pll@c0ù!altr,socfpga-a10-pll-clockÊ
FÀ[
peri_mpu_base_clkù!altr,socfpga-a10-perip-clkÊ
@[peri_noc_base_clkù!altr,socfpga-a10-perip-clkÊ
D[peri_emaca_clk@e8ù!altr,socfpga-a10-perip-clkÊ
Fèperi_emacb_clk@ecù!altr,socfpga-a10-perip-clkÊ
Fìperi_emac_ptp_clk@f0ù!altr,socfpga-a10-perip-clkÊ
Fð[peri_gpio_db_clk@f4ù!altr,socfpga-a10-perip-clkÊ
Fôperi_sdmmc_clk@f8ù!altr,socfpga-a10-perip-clkÊ
Fø[peri_s2f_usr0_clk@fcù!altr,socfpga-a10-perip-clkÊ
Füperi_s2f_usr1_clk@100ù!altr,socfpga-a10-perip-clkÊ
F[peri_hmc_pll_ref_clk@104ù!altr,socfpga-a10-perip-clkÊ
Fmpu_free_clk@60ù!altr,socfpga-a10-perip-clkÊ
F`[noc_free_clk@64ù!altr,socfpga-a10-perip-clkÊ
Fd[s2f_user1_free_clk@104ù!altr,socfpga-a10-perip-clkÊ
Fsdmmc_free_clk@f8ù!altr,socfpga-a10-perip-clkÊ
Fø[l4_sys_free_clkù!altr,socfpga-a10-perip-clkÊ[-l4_main_clkù!altr,socfpga-a10-gate-clkʨ,H[l4_mp_clkù!altr,socfpga-a10-gate-clkʨ,H[l4_sp_clkù!altr,socfpga-a10-gate-clkʨ,H[mpu_periph_clkù!altr,socfpga-a10-gate-clkÊ,H[,sdmmc_clkù!altr,socfpga-a10-gate-clkÊ,È[$qspi_clkù!altr,socfpga-a10-gate-clkÊ,È[+nand_x_clkù!altr,socfpga-a10-gate-clkÊ,È
[nand_ecc_clkù!altr,socfpga-a10-gate-clkÊ,È
[&nand_clkù!altr,socfpga-a10-gate-clkÊ,È
[%spi_m_clkù!altr,socfpga-a10-gate-clkÊ,È [!usb_clkù!altr,socfpga-a10-gate-clkÊ,È[.s2f_usr1_clkù!altr,socfpga-a10-gate-clkÊ,Èstmmac-axi-config5EU[ethernet@ff8000008!altr,socfpga-stmmac-a10-s10snps,dwmac-3.72asnps,dwmac_DFÿ€ t\rmacirq‚Ž©€ÅÓ@ÊÑstmmacethptp_refÝ (ästmmacethahbáñokayørgmiiÿÿÿÿ
$1>¤K¤X¤e¤rD‹¤˜¤Ø[(ethernet@ff8020008!altr,socfpga-stmmac-a10-s10snps,dwmac-3.72asnps,dwmac_HFÿ€ t]rmacirq‚Ž©€ÅÓ@ÊÑstmmacethptp_refÝ!)ästmmacethahbá ñdisabledethernet@ff8040008!altr,socfpga-stmmac-a10-s10snps,dwmac-3.72asnps,dwmac_LFÿ€@ t^rmacirq‚Ž©€ÅÓ@ÊÑstmmacethptp_refÝ"*ästmmacethahbá ñdisabledgpio@ffc02900!snps,dw-apb-gpioFÿÀ)ÝX ñdisabledgpio-controller@0!snps,dw-apb-gpio-port³ÃÏF£’tpgpio@ffc02a00!snps,dw-apb-gpioFÿÀ*ÝYñokaygpio-controller@0!snps,dw-apb-gpio-port³ÃÏF£’tq[#gpio@ffc02b00!snps,dw-apb-gpioFÿÀ+ÝZ ñdisabledgpio-controller@0!snps,dw-apb-gpio-port³ÃÏF£’trfpga-mgr@ffd03000!altr,socfpga-a10-fpga-mgrFÿÐ0ÿÏä Ê݃äfpgamgr[i2c@ffc02200!snps,designware-i2cFÿÀ"tiÊÝH ñdisabledi2c@ffc02300!snps,designware-i2cFÿÀ#tjÊÝIñokay† Ýpõpadc@14
!lltc,ltc2497F
adc@16
!lltc,ltc2497F
eeprom@51!atmel,24c32FQ rtc@68!dallas,ds1339Fhltc@5c!ltc2977F\temp@4c!maxim,max1619FLi2c@ffc02400!snps,designware-i2cFÿÀ$tkÊÝJ ñdisabledi2c@ffc02500!snps,designware-i2cFÿÀ%tlÊÝK ñdisabledi2c@ffc02600!snps,designware-i2cFÿÀ&tmÊÝL ñdisabledspi@ffda4000!snps,dw-apb-ssiFÿÚ@te"Ê!Ý1äspi ñdisabledspi@ffda5000!snps,dw-apb-ssiFÿÚPtf")"8"Ê!Ý2äspiñokayresource-manager@0!altr,a10srFG† c#t£’gpio-controller!altr,a10sr-gpio³Ã[0reset-controller!altr,a10sr-resetYsdr@ffcfb100!altr,sdr-ctlsysconFÿϱ€['cache-controller@fffff000!arm,pl310-cacheFÿÿðtft€Ž[mmc@ff808000!altr,socfpga-dw-mshcFÿ€€tbÈÊ$ÑbiuciuÝ'_( ñdisabled[)nand-controller@ffb90000!altr,socfpga-denali-nandFÿ¹ ÿ¸±nand_datadenali_regtcÊ%&Ñnandnand_xeccÝ%ñokaynand@0Fpartition@0»Boot and fpga dataFPpartition@1c00000»Root Filesystem - JFFS2FPPsram@ffe00000
!mmio-sramFÿàeccmgr!altr,socfpga-a10-ecc-manager_t£’¸sdramedac!altr,sdram-edac-a10Á't1l2-ecc@ffd06010!altr,socfpga-a10-l2-eccFÿÐ`t ocram-ecc@ff8c3000!altr,socfpga-a10-ocram-eccFÿŒ0t!emac0-rx-ecc@ff8c0800!altr,socfpga-eth-mac-eccFÿŒÑ(t$emac0-tx-ecc@ff8c0c00!altr,socfpga-eth-mac-eccFÿŒÑ(t%sdmmca-ecc@ff8c2c00!altr,socfpga-sdmmc-eccFÿŒ,Ñ) t/0dma-ecc@ff8c8000!altr,socfpga-dma-eccFÿŒ€Ñ"t
*usb0-ecc@ff8c8800!altr,socfpga-usb-eccFÿŒˆÑ*t"spi@ff809000!!intel,socfpga-qspicdns,qspi-norFÿ€ÿ tdá€ñÊ+Ý&.äqspiqspi-ocp ñdisabledrstmgr@ffd05000Y
!altr,rst-mgrFÿÐP [snoop-control-unit@ffffc000!arm,cortex-a9-scuFÿÿÀsysmgr@ffd06000!altr,sys-mgrsysconFÿÐ`)ÿÐb0[timer@ffffc600!arm,cortex-a9-twd-timerFÿÿÆt
Ê,timer0@ffc02700!snps,dw-apb-timertsFÿÀ'ÊÑtimerÝDätimertimer1@ffc02800!snps,dw-apb-timerttFÿÀ(ÊÑtimerÝEätimertimer2@ffd00000!snps,dw-apb-timertuFÿÐÊ-ÑtimerÝBätimertimer3@ffd00100!snps,dw-apb-timertvFÿÐÊ-ÑtimerÝCätimerserial@ffc02000!snps,dw-apb-uartFÿÀ tn9CÊÝP ñdisabledserial@ffc02100!snps,dw-apb-uartFÿÀ!to9CÊÝQñokayusbphyP!usb-nop-xceivñokay[/usb@ffb00000
!snps,dwc2Fÿ°ÿÿt_Ê.ÑotgÝ#ädwc2[/ `usb2-phyñokayj[*usb@ffb40000
!snps,dwc2Fÿ´ÿÿt`Ê.ÑotgÝ$ädwc2[/ `usb2-phy ñdisabledwatchdog@ffd00200!snps,dw-wdtFÿÐtwÊ-Ý@ ñdisabledwatchdog@ffd00300!snps,dw-wdtFÿÐtxÊ-ÝAñokayaliases/soc/ethernet@ff800000‰/soc/serial@ffc02100chosen‘earlyprintkšserial0:115200n8memory@0:memoryF@a10leds
!gpio-ledsa10sr_led0»a10sr-led0×0a10sr_led1»a10sr-led1×0a10sr_led2»a10sr-led2×0a10sr_led3»a10sr-led3×0033-v-ref!regulator-fixed¦0.33Vµ Í [ #address-cells#size-cellsmodelcompatibleenable-methoddevice_typeregnext-level-cachephandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cellsclocksclock-namesresetsreset-namesfpga-mgr#clock-cellsclock-frequencydiv-regfixed-dividerclk-gatesnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blenaltr,sysmgr-sysconinterrupt-namesmac-addresssnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthsnps,axi-configstatusphy-modephy-addrtxd0-skew-pstxd1-skew-pstxd2-skew-pstxd3-skew-psrxd0-skew-psrxd1-skew-psrxd2-skew-psrxd3-skew-pstxen-skew-pstxc-skew-psrxdv-skew-psrxc-skew-psmax-frame-sizegpio-controller#gpio-cellssnps,nr-gpiosi2c-sda-falling-time-nsi2c-scl-falling-time-nsvref-supplypagesizenum-cstx-dma-channelrx-dma-channelspi-max-frequency#reset-cellscache-unifiedcache-levelprefetch-dataprefetch-instrarm,shared-overridereg-nameslabelaltr,sdr-sysconaltr,ecc-parentcdns,fifo-depthcdns,fifo-widthcdns,trigger-addressaltr,modrst-offsetcpu1-start-addrreg-shiftreg-io-width#phy-cellsphysphy-namesdisable-over-currentethernet0serial0bootargsstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvolt