Ð þíDz8ºp( Bº8µgoogle,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniealiases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000­/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000ï/mmc@ff0c0000ô/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0ú—˜™šcpusrockchip,rk3066-smp&cpu@5003cpuarm,cortex-a12?CJ^mœ@{‚rœ ¨cpu@5013cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5023cpuarm,cortex-a12?CJ^mœ@{‚r¨cpu@5033cpuarm,cortex-a12?CJ^mœ@{‚r¨opp-table-0operating-points-v2°¨opp-126000000»‚›€ » opp-216000000» ßæ » opp-408000000»Q– » opp-600000000»#ÃF » opp-696000000»)|Â~ðopp-816000000»0£,ÂB@opp-1008000000»<ܐopp-1200000000»G†ŒÂÈàopp-1416000000»TfrÂO€opp-1512000000»ZJÂÐopp-1608000000»_Ø"ÂÖ opp-1704000000»eú™popp-1800000000»kIÒÂ\Àreserved-memoryÐdma-unusable@fe000000?þoscillator fixed-clock×n6çxin24mú¨ timerarm,armv7-timer0ú   ×n6+timer@ff810000rockchip,rk3288-timer?ÿ  úH {a  Bpclktimerdisplay-subsystemrockchip,display-subsystemN mmc@ff0c0000rockchip,rk3288-dw-mshcTðÑ€ {ÈDrvBbiuciuciu-driveciu-sampleb ú ?ÿ @C€mresetyokay€Šœ­È ¿ ÈZæó '4?defaultMmmc@ff0d0000rockchip,rk3288-dw-mshcTðÑ€ {ÉEswBbiuciuciu-driveciu-sampleb ú!?ÿ @Cmresetyokay€œWdz…?default Mæó 'mmc@ff0e0000rockchip,rk3288-dw-mshcTðÑ€ {ÊFtxBbiuciuciu-driveciu-sampleb ú"?ÿ@C‚mreset ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshcTðÑ€ {ËGuyBbiuciuciu-driveciu-sampleb ú#?ÿ@Cƒmresetyokay€ŠÈž4“z…?default Msaradc@ff100000rockchip,saradc?ÿ ú$¢{I[Bsaradcapb_pclkCW msaradc-apb ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi{ARBspiclkapb_pclk´  ¹txrx ú,?defaultM !"#?ÿyokayec@0google,cros-ec-spi?Ã& ú?defaultM$à-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelòbq27500@55 ti,bq27500?Ukeyboard-controllergoogle,cros-ec-keyb 'DA;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi{BSBspiclkapb_pclk´ ¹txrx ú-?defaultM%&'(?ÿ ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi{CTBspiclkapb_pclk´¹txrx ú.?defaultM)*+,?ÿyokayN flash@0jedec,spi-noràúð€?i2c@ff140000rockchip,rk3288-i2c?ÿ ú>Bi2c{M?defaultM-yokay×€a2ydtpm@20infineon,slb9645tt? i2c@ff150000rockchip,rk3288-i2c?ÿ ú?Bi2c{O?defaultM.yokay×€a2y,touchscreen@10elan,ekth3500?&/ú?defaultM01 ¨/´2Á2i2c@ff160000rockchip,rk3288-i2c?ÿ ú@Bi2c{P?defaultM3yokay×€a2y,ts3a227e@3b ti,ts3a227e?;&4ú?defaultM5Ψ¤trackpad@15elan,ekth3000?& ú?defaultM6Ù7äi2c@ff170000rockchip,rk3288-i2c?ÿ úABi2c{Q?defaultM8 ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú7òü{MUBbaudclkapb_pclk´¹txrx?default M9:;yokaybluetooth?default M<�=>brcm,bcm43540-bt  ? ? *?>-ÆÀHserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú8òü{NVBbaudclkapb_pclk´¹txrx?defaultM@yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿi ú9òü{OWBbaudclkapb_pclk?defaultMAyokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú:òü{PXBbaudclkapb_pclk´¹txrx?defaultMB ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart?ÿ ú;òü{QYBbaudclkapb_pclk´  ¹txrx?defaultMC ydisableddma-controller@ff250000arm,pl330arm,primecell?ÿ%@ú_j…{ Bapb_pclk¨thermal-zonesreserve-thermalœè²ˆÀDcpu-thermalœd²ˆÀDtripscpu_alert0ÐpÜÐ:passive¨Ecpu_alert1Ð$øÜÐ:passive¨Fcpu_critІ ÜÐ :criticalcooling-mapsmap0çE0ìÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1çF0ìÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalœd²ˆÀDtripsgpu_alert0Ð4ÜÐ:passive¨Ggpu_critІ ÜÐ :criticalcooling-mapsmap0çG ìHÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc?ÿ( ú%{HZBtsadcapb_pclkCŸ mtsadc-apb?initdefaultsleepMIûJI%K2èHyokayI`¨Dethernet@ff290000rockchip,rk3288-gmac?ÿ)ú{macirqeth_wake_irq%K8{—fgc˜Ä]MBstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macCB mstmmaceth ydisabledusb@ff500000 generic-ehci?ÿP ú{‹Lusbyokayšusb@ff520000 generic-ohci?ÿR ú){‹Lusb ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿT ú{ÃBotg°host‹M usb2-phy¸yokayÏusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?ÿX ú{ÁBotg°hostæø€€@@ ‹N usb2-phyyokayz&NÏusb@ff5c0000 generic-ehci?ÿ\ ú{Ä ydisableddma-controller@ff600000arm,pl330arm,primecell?ÿ`@ú_j…{Á Bapb_pclk ydisabledi2c@ff650000rockchip,rk3288-i2c?ÿe ú<�Bi2c{L?defaultMOyokay×€a2ydpmic@1brockchip,rk808?çxin32kwifibt_32kin&4ú?default MPQR=äú^jv‚ŽSš¦²¿7ÌÙSåS¨™regulatorsDCDC_REG1òvdd_arm' q°? Wq¨ regulator-state-memlDCDC_REG2òvdd_gpu' 5?ÐWq¨‰regulator-state-memlDCDC_REG3 òvcc135_ddrregulator-state-mem…DCDC_REG4òvcc_18'w@?w@¨regulator-state-mem…w@LDO_REG1 òvcc33_io'2Z ?2Z ¨7regulator-state-mem…2Z LDO_REG3òvdd_10'B@?B@regulator-state-mem…B@LDO_REG7òvdd10_lcd_pwren_h'&% ?&% regulator-state-memlSWITCH_REG1 òvcc33_lcd¨iregulator-state-memlLDO_REG6 òvcc18_codec'w@?w@¨jregulator-state-memlLDO_REG4 òvccio_sd'w@?2Z ¨regulator-state-memlLDO_REG5 òvcc33_sd'2Z ?2Z ¨regulator-state-memlLDO_REG8 òvcc33_ccd'2Z ?2Z regulator-state-memlLDO_REG2'2Z ?2Z  òvcc33_touch¨2regulator-state-memlSWITCH_REG2 òvcc5v_touchregulator-state-memli2c@ff660000rockchip,rk3288-i2c?ÿf ú=Bi2c{N?defaultMTyokay׆ a2y max98090@10maxim,max98090?&UúBmclk{q?defaultMV¨£pwm@ff680000rockchip,rk3288-pwm?ÿh¹?defaultMW{_yokay¨ªpwm@ff680010rockchip,rk3288-pwm?ÿh¹?defaultMX{_yokay¨Ÿpwm@ff680020rockchip,rk3288-pwm?ÿh ¹?defaultMY{_ ydisabledpwm@ff680030rockchip,rk3288-pwm?ÿh0¹?defaultMZ{_ ydisabledsram@ff700000 mmio-sram?ÿp€Ðÿp€smp-sram@0rockchip,rk3066-smp-sram?sram@ff720000#rockchip,rk3288-pmu-srammmio-sram?ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd?ÿs¨power-controller!rockchip,rk3288-power-controllerÄh& ¨npower-domain@9? È{ÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$Ø[\]^_`abcÄpower-domain@11? {ÏopØdeÄpower-domain@12? {ÐÜØfÄpower-domain@13? {ÀØghÄreboot-modesyscon-reboot-modeß”æRBÃòRBà RBà  RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon?ÿtclock-controller@ff760000rockchip,rk3288-cru?ÿv{ Bxin24m%Kú HÑÝjÒÞk$ )#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ¨syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd?ÿw¨Kedp-phyrockchip,rk3288-dp-phy{hB24m >yokay¨~io-domains"rockchip,rk3288-io-voltage-domainyokay I7 S ^ l7 |7 Ši – ¢j ¯usbphyrockchip,rk3288-usb-phyyokayusb-phy@320 >? {]BphyclkúC… mphy-reset¨Nusb-phy@334 >?4{^BphyclkúCˆ mphy-reset¨Lusb-phy@348 >?H{_BphyclkúC‹ mphy-reset¨Mwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt?ÿ€{p úOyokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif?ÿ‹ ½{TÐ Bmclkhclk´k¹tx ú6?defaultMl%K ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s?ÿ‰ ½ ú5{RÎBi2s_clki2s_hclk´kk¹txrx?defaultMm Î éyokay¨¢crypto@ff8a0000rockchip,rk3288-crypto?ÿŠ@ ú0 {ÇÍ}ÁBaclkhclksclkapb_pclkC® mcrypto-rstiommu@ff900800rockchip,iommu?ÿ@ ú{ÊÔ Baclkiface  ydisablediommu@ff914000rockchip,iommu ?ÿ‘@ÿ‘P ú{ÍÕ Baclkiface   ydisabledrga@ff920000rockchip,rk3288-rga?ÿ’€ ú{ÈÖjBaclkhclksclk +n Cilm mcoreaxiahbvop@ff930000rockchip,rk3288-vop ?ÿ“œÿ“ ú{žÑBaclk_vopdclk_vophclk_vop +n Cdef maxiahbdclk 9oyokayport¨ endpoint@0? @p¨…endpoint@1? @q¨€endpoint@2? @r¨yendpoint@3? @s¨|iommu@ff930300rockchip,iommu?ÿ“ ú{ÅÑ Baclkiface +n  yokay¨ovop@ff940000rockchip,rk3288-vop ?ÿ”œÿ” ú{Æ¿ÒBaclk_vopdclk_vophclk_vop +n C°±² maxiahbdclk 9tyokayport¨ endpoint@0? @u¨†endpoint@1? @v¨endpoint@2? @w¨zendpoint@3? @x¨}iommu@ff940300rockchip,iommu?ÿ” ú{ÆÒ Baclkiface +n  yokay¨tdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi?ÿ–@ ú{~d Brefpclk +n %K ydisabledportsport@0?endpoint@0? @y¨rendpoint@1? @z¨wport@1?lvds@ff96c000rockchip,rk3288-lvds?ÿ–À@{g Bpclk_lvds?lcdcM{ +n %K ydisabledportsport@0?endpoint@0? @|¨sendpoint@1? @}¨xport@1?dp@ff970000rockchip,rk3288-dp?ÿ—@ úb{icBdppclk‹~dp +n Comdp%Kyokay?defaultMportsport@0?endpoint@0? @€¨qendpoint@1? @¨vport@1?endpoint@0? @‚¨®hdmi@ff980000rockchip,rk3288-dw-hdmi?ÿ˜ü úg{hmnBiahbisfrcec +n %K ½yokay?defaultunwedgeMƒû„¨¥portsport@0?endpoint@0? @…¨pendpoint@1? @†¨uport@1?video-codec@ff9a0000rockchip,rk3288-vpu?ÿšú   {vepuvdpu{ÐÜ Baclkhclk 9‡ +n iommu@ff9a0800rockchip,iommu?ÿš ú {ÐÜ Baclkiface  +n ¨‡iommu@ff9c0440rockchip,iommu ?ÿœ@@ÿœ€@ úo{ÏÛ Baclkiface  ydisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760?ÿ£$ú {jobmmugpu{ÀJˆ^ +n yokay P‰¨Hopp-table-1operating-points-v2¨ˆopp-100000000»õáÂ~ðopp-200000000» ëÂÂ~ðopp-300000000»á£ÂB@opp-400000000»ׄÂÈàopp-600000000»#ÃFÂÐqos@ffaa0000rockchip,rk3288-qossyscon?ÿª ¨gqos@ffaa0080rockchip,rk3288-qossyscon?ÿª€ ¨hqos@ffad0000rockchip,rk3288-qossyscon?ÿ­ ¨\qos@ffad0100rockchip,rk3288-qossyscon?ÿ­ ¨]qos@ffad0180rockchip,rk3288-qossyscon?ÿ­€ ¨^qos@ffad0400rockchip,rk3288-qossyscon?ÿ­ ¨_qos@ffad0480rockchip,rk3288-qossyscon?ÿ­€ ¨`qos@ffad0500rockchip,rk3288-qossyscon?ÿ­ ¨[qos@ffad0800rockchip,rk3288-qossyscon?ÿ­ ¨aqos@ffad0880rockchip,rk3288-qossyscon?ÿ­€ ¨bqos@ffad0900rockchip,rk3288-qossyscon?ÿ­ ¨cqos@ffae0000rockchip,rk3288-qossyscon?ÿ® ¨fqos@ffaf0000rockchip,rk3288-qossyscon?ÿ¯ ¨dqos@ffaf0080rockchip,rk3288-qossyscon?ÿ¯€ ¨edma-controller@ffb20000arm,pl330arm,primecell?ÿ²@ú_j…{Á Bapb_pclk¨kefuse@ffb40000rockchip,rk3288-efuse?ÿ´ {q Bpclk_efusecpu-id@7?cpu_leakage@17?interrupt-controller@ffc01000 arm,gic-400 \ q@?ÿÀÿÀ ÿÀ@ ÿÀ`  ú ¨pinctrlrockchip,rk3288-pinctrl%K&Ð?defaultsleepMŠ‹ŒûŠ‹ŒŽgpio@ff750000rockchip,gpio-bank?ÿu úQ{@ ‚ ’ \ qç žPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT¨4gpio@ff780000rockchip,gpio-bank?ÿx úR{A ‚ ’ \ qgpio@ff790000rockchip,gpio-bank?ÿy úS{B ‚ ’ \ q žCONFIG0CONFIG1CONFIG2CONFIG3PROCHOT#EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TP¨/gpio@ff7a0000rockchip,gpio-bank?ÿz úT{C ‚ ’ \ q‚ žFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank?ÿ{ úU{D ‚ ’ \ q° žUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKdev_wakeWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE¨?gpio@ff7c0000rockchip,gpio-bank?ÿ| úV{E ‚ ’ \ qU žVolum_Up#Volum_Down#SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN¨gpio@ff7d0000rockchip,gpio-bank?ÿ} úW{F ‚ ’ \ q© žI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD¨Ugpio@ff7e0000rockchip,gpio-bank?ÿ~ úX{G ‚ ’ \ qã žLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD¨ gpio@ff7f0000rockchip,gpio-bank?ÿ úY{H ‚ ’ \ q^ žRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ®hdmi-cec-c7 ®hdmi-ddc ®¨ƒhdmi-ddc-unwedge ®¨„vcc50-hdmi-en ®¨žpcfg-output-low ¼¨pcfg-pull-up Ǩ‘pcfg-pull-down Ô¨“pcfg-pull-none 㨏pcfg-pull-none-12ma ã 𠨕suspendglobal-pwroff ®¨Œddrio-pwroff ®¨‹ddr0-retention ®‘¨Šddr1-retention ®‘suspend-l-wake ®¨suspend-l-sleep ®’¨Žedpedp-hpd ® “¨i2c0i2c0-xfer ®¨Oi2c1i2c1-xfer ®¨-i2c2i2c2-xfer ®  ¨Ti2c3i2c3-xfer ®¨.i2c4i2c4-xfer ®¨3i2c5i2c5-xfer ®¨8i2s0i2s0-bus` ®¨mlcdclcdc-ctl@ ®¨{sdmmcsdmmc-clk ®”¨sdmmc-cmd ®”¨sdmmc-cd ®‘sdmmc-bus1 ®‘sdmmc-bus4@ ®””””¨sdmmc-cd-disabled ®¨sdmmc-cd-pin ®¨sdio0sdio0-bus1 ®‘sdio0-bus4@ ®””””¨sdio0-cmd ®”¨sdio0-clk ®”¨sdio0-cd ®‘sdio0-wp ®‘sdio0-pwr ®‘sdio0-bkpwr ®‘sdio0-int ®‘wifienable-h ®¨šbt-enable-l ®¨=bt-host-wake ®“bt-host-wake-l ®¨<�bt-dev-wake-sleep ®bt-dev-wake-awake ®’bt-dev-wake ®¨>sdio1sdio1-bus1 ®‘sdio1-bus4@ ®‘‘‘‘sdio1-cd ®‘sdio1-wp ®‘sdio1-bkpwr ®‘sdio1-int ®‘sdio1-cmd ®‘sdio1-clk ®sdio1-pwr ® ‘emmcemmc-clk ®”¨emmc-cmd ®”¨emmc-pwr ® ‘emmc-bus1 ®‘emmc-bus4@ ®‘‘‘‘emmc-bus8€ ®””””””””¨emmc-reset ® ¨˜spi0spi0-clk ® ‘¨ spi0-cs0 ® ‘¨#spi0-tx ®‘¨!spi0-rx ®‘¨"spi0-cs1 ®‘spi1spi1-clk ® ‘¨%spi1-cs0 ® ‘¨(spi1-rx ®‘¨'spi1-tx ®‘¨&spi2spi2-cs1 ®‘spi2-clk ®‘¨)spi2-cs0 ®‘¨,spi2-rx ®‘¨+spi2-tx ® ‘¨*uart0uart0-xfer ®‘¨9uart0-cts ®‘¨:uart0-rts ®¨;uart1uart1-xfer ®‘ ¨@uart1-cts ® ‘uart1-rts ® uart2uart2-xfer ®‘¨Auart3uart3-xfer ®‘¨Buart3-cts ® ‘uart3-rts ® uart4uart4-xfer ®‘¨Cuart4-cts ® ‘uart4-rts ® tsadcotp-pin ® ¨Iotp-out ® ¨Jpwm0pwm0-pin ®¨Wpwm1pwm1-pin ®¨Xpwm2pwm2-pin ®¨Ypwm3pwm3-pin ®¨Zgmacrgmii-pins𠮏•••• ••rmii-pins  ®spdifspdif-tx ® ¨lpcfg-pull-none-drv-8ma ã ð¨”pcfg-pull-up-drv-8ma Ç ðpcfg-output-high ÿ¨’buttonspwr-key-l ®‘¨–ap-lid-int-l ®‘¨°volum-down-l ® ‘¨³volum-up-l ® ‘¨´pmicpmic-int-l ®‘¨Pdvs-1 ® “¨Qdvs-2 ®“¨Rrebootap-warm-reset-h ® ¨—recovery-switchrec-mode-l ® ‘tpmtpm-int-h ®write-protectfw-wp-ap ®codechp-det ®‘¨¡int-codec ®“¨Vmic-det ® ‘¨ headsetts3a227e-int-l ®‘¨5backlightbl_pwr_en ® ¨¦bl-en ®¨©lcdlcd-en ®¨§avdd-1v8-disp-en ® ¨¨chargerac-present-ap ®‘¨¯cros-ecec-int ®¨$trackpadtrackpad-int ®‘¨6usb-hosthost1-pwr-en ® ¨±usbotg-pwren-h ® ¨²buck-5vdrv-5v ®¨œprochotgpio-prochot ®touchscreentouch-int ®¨0touch-rst ®¨1chosen serial2:115200n8memory3memory?€power-button gpio-keys?defaultM–key-power Power Â4 t (dägpio-restart gpio-restart Â4 ?defaultM— :Èemmc-pwrseqmmc-pwrseq-emmcM˜?default ¨/ ¨sdio-pwrseqmmc-pwrseq-simple{™ Bext_clock?defaultMš ¨?¨vcc-5vregulator-fixedòvcc_5v'LK@?LK@ C› N a ?defaultMœ¨Svcc33-sysregulator-fixed òvcc33_sys'2Z ?2Z  C›¨vcc50-hdmiregulator-fixed òvcc50_hdmi CS N a?defaultMžvdd-logicpwm-regulator òvdd_logic fŸÊ k v{ Š”'~ð?™pW sound!rockchip,rockchip-audio-max98090?defaultM ¡ VEYRON-I2S ¬¢ Ä£ ÙU ïU  ¤ ¥backlight-regulatorregulator-fixed N a/ ?defaultM¦òbacklight_regulator C 1:˜¨«panel-regulatorregulator-fixed N a ?defaultM§òpanel_regulator C¨¬vcc18-lcdregulator-fixed N a/ ?defaultM¨ òvcc18_lcd Cbacklightpwm-backlight Bÿ Tü k€ „ ?defaultM© fªB@ ‘  ¦  ·«¨­panelauo,b101ean01yokay ·¬ Ä­panel-timing×ù@« Î Ö ã ï  ù    portsportendpoint @®¨‚gpio-charger gpio-charger $mains Â4?defaultM¯lid-switch gpio-keys?defaultM°switch-lid Lid Â4ä  1 (vccsysregulator-fixedòvccsys¨›vcc5-host1-regulatorregulator-fixed N a4 ?defaultM± òvcc5_host1vcc5v-otg-regulatorregulator-fixed N a4 ?defaultM² òvcc5_host2volume-buttons gpio-keys?defaultM³´key-volum-down Volum_down   r (dkey-volum-up Volum_up   s (d #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-lencharger-typelinux,input-type