Ð
þíy8¢”(
å¢\google,veyron-mickey-rev8google,veyron-mickey-rev7google,veyron-mickey-rev6google,veyron-mickey-rev5google,veyron-mickey-rev4google,veyron-mickey-rev3google,veyron-mickey-rev2google,veyron-mickey-rev1google,veyron-mickey-rev0google,veyron-mickeygoogle,veyronrockchip,rk3288&7Google Mickeyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000ê/mmc@ff0f0000arm-pmuarm,cortex-a12-pmu0ï—˜™šúcpus
rockchip,rk3066-smpcpu@500(cpuarm,cortex-a1248?Sbœ@pwr‘ cpu@501(cpuarm,cortex-a1248?Sbœ@pwrcpu@502(cpuarm,cortex-a1248?Sbœ@pwrcpu@503(cpuarm,cortex-a1248?Sbœ@pwropp-table-0operating-points-v2¥opp-126000000°‚›€·
» opp-216000000°ßæ·
» opp-408000000°Q–·
» opp-600000000°#ÃF·
» opp-696000000°)|·~ðopp-816000000°0£,·B@opp-1008000000°<Ü·opp-1200000000°G†Œ·Èàopp-1416000000°Tfr·O€opp-1512000000°ZJ·Ðopp-1608000000°_Ø"·Ö opp-1704000000°eú·™popp-1800000000°kIÒ·\Àreserved-memoryÅdma-unusable@fe0000004þoscillatorfixed-clockÌn6Üxin24mï
timerarm,armv7-timerü0ï
Ìn6 timer@ff810000rockchip,rk3288-timer4ÿ ïHpa
7pclktimerdisplay-subsystemrockchip,display-subsystemCmmc@ff0c0000rockchip,rk3288-dw-mshcIðÑ€ pÈDrv7biuciuciu-driveciu-sampleWï 4ÿ@8€breset ndisabledmmc@ff0d0000rockchip,rk3288-dw-mshcIðÑ€ pÉEsw7biuciuciu-driveciu-sampleWï!4ÿ
@8bresetnokayu³
¾ÌdefaultÚäñþ%mmc@ff0e0000rockchip,rk3288-dw-mshcIðÑ€ pÊFtx7biuciuciu-driveciu-sampleWï"4ÿ@8‚breset ndisabledmmc@ff0f0000rockchip,rk3288-dw-mshcIðÑ€ pËGuy7biuciuciu-driveciu-sampleWï#4ÿ@8ƒbresetnokayu2Džbm³¾ÌdefaultÚsaradc@ff100000rockchip,saradc4ÿï$|pI[7saradcapb_pclk8Wbsaradc-apb ndisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spipAR7spiclkapb_pclkŽ“txrxï,ÌdefaultÚ4ÿ ndisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spipBS7spiclkapb_pclkŽ
“txrxï-ÌdefaultÚ4ÿ ndisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spipCT7spiclkapb_pclkŽ“txrxï.ÌdefaultÚ !"#4ÿnokayflash@0jedec,spi-nor°úð€4i2c@ff140000rockchip,rk3288-i2c4ÿï>7i2cpMÌdefaultÚ$nokayÌ€Â2Údtpm@20infineon,slb9645tt4 ñi2c@ff150000rockchip,rk3288-i2c4ÿï?7i2cpOÌdefaultÚ% ndisabledi2c@ff160000rockchip,rk3288-i2c4ÿï@7i2cpPÌdefaultÚ& ndisabledÌ€Â2Ú,i2c@ff170000rockchip,rk3288-i2c4ÿïA7i2cpQÌdefaultÚ' ndisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï7 pMU7baudclkapb_pclkŽ“txrxÌdefaultÚ()*nokaybluetoothÌdefaultÚ+,-brcm,bcm43540-bt .2.A.U-ÆÀ_serial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï8 pNV7baudclkapb_pclkŽ“txrxÌdefaultÚ/nokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿiï9 pOW7baudclkapb_pclkÌdefaultÚ0nokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï: pPX7baudclkapb_pclkŽ“txrxÌdefaultÚ1 ndisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart4ÿï; pQY7baudclkapb_pclkŽ
“txrxÌdefaultÚ2 ndisableddma-controller@ff250000arm,pl330arm,primecell4ÿ%@ïvœp 7apb_pclkthermal-zonesreserve-thermal³èɈ×3cpu-thermal³dɈ×3tripscpu_critç_óÐ /criticalcpu_alert_almost_warmçöóÐ/passivecpu_alert_warmçýèóÐ/passive4cpu_alert_almost_hotç8€óÐ/passive6cpu_alert_hotç@PóÐ/passive7cpu_alert_hotterçH óÐ/passive8cpu_alert_very_hotçLóÐ/passive9cooling-mapscpu_warm_limit_cpuþ40ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu_warm_limit_gpuþ45cpu_almost_hot_limit_cpuþ60cpu_hot_limit_cpuþ70cpu_hotter_limit_cpuþ80cpu_very_hot_limit_cpuþ90ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu_very_hot_limit_gpuþ95gpu-thermal³dɈ×3tripsgpu_critç_óÐ /criticalgpu_alert_warmishçê`óÐ/passive:gpu_alert_warmçýèóÐ/passive;gpu_alert_hotterçH óÐ/passive<�gpu_alert_very_very_hotçOðóÐ/passive=cooling-mapsgpu_warmish_limit_gpuþ:5ÿÿÿÿgpu_warm_limit_cpuþ;0gpu_hotter_limit_gpuþ<�5gpu_very_very_hot_limit_gpuþ=5ÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc4ÿ(ï%pHZ7tsadcapb_pclk8Ÿ
btsadc-apbÌinitdefaultsleepÚ>?>&<�@IèHnokay`w3ethernet@ff290000rockchip,rk3288-gmac4ÿ)ï’macirqeth_wake_irq<�@8p—fgc˜Ä]M7stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac8B
bstmmaceth ndisabledusb@ff500000
generic-ehci4ÿPïp¢A§usb ndisabled±usb@ff520000
generic-ohci4ÿRï)p¢A§usb ndisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc24ÿTïpÃ7otgÇhost¢B §usb2-phyÏ ndisabledæusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc24ÿXïpÁ7otgÇhostý€€@@ ¢C §usb2-phynokay-z=Cæusb@ff5c0000
generic-ehci4ÿ\ïpÄ ndisableddma-controller@ff600000arm,pl330arm,primecell4ÿ`@ïvœpÁ 7apb_pclk ndisabledi2c@ff650000rockchip,rk3288-i2c4ÿeï<�7i2cpLÌdefaultÚDnokayÌ€Â2Údpmic@1brockchip,rk8084Üxin32kwifibt_32kin&EïÌdefaultÚFGHTu§³¿ËIØJJâŠregulatorsDCDC_REG1ïvdd_armþ$q°<� Tq regulator-state-memiDCDC_REG2ïvdd_gpuþ$5<�ÐTq{regulator-state-memiDCDC_REG3ïvcc135_ddrþregulator-state-mem‚DCDC_REG4ïvcc_18þ$w@<�w@regulator-state-mem‚šw@LDO_REG3ïvdd_10þ$B@<�B@regulator-state-mem‚šB@LDO_REG7
ïvdd10_lcdþ$B@<�B@¶SWITCH_REG1
ïvcc33_lcdþ^regulator-state-memiLDO_REG8þ$w@<�w@
ïvcc18_lcd¶i2c@ff660000rockchip,rk3288-i2c4ÿfï=7i2cpNÌdefaultÚK ndisabled̆ Â2Ú pwm@ff680000rockchip,rk3288-pwm4ÿhÕÌdefaultÚLp_ ndisabledpwm@ff680010rockchip,rk3288-pwm4ÿhÕÌdefaultÚMp_nokayŽpwm@ff680020rockchip,rk3288-pwm4ÿh ÕÌdefaultÚNp_ ndisabledpwm@ff680030rockchip,rk3288-pwm4ÿh0ÕÌdefaultÚOp_ ndisabledsram@ff700000
mmio-sram4ÿp€Åÿp€smp-sram@0rockchip,rk3066-smp-sram4sram@ff720000#rockchip,rk3288-pmu-srammmio-sram4ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd4ÿspower-controller!rockchip,rk3288-power-controllerà-h=
bpower-domain@94 ÈpÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$ôPQRSTUVWXàpower-domain@114pÏopôYZàpower-domain@124pÐÜô[àpower-domain@134
pÀô\]àreboot-modesyscon-reboot-modeû”RBÃRBÃRBÃ ,RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon4ÿtclock-controller@ff760000rockchip,rk3288-cru4ÿvp
7xin24m<�@ï8H-ÑÝjÒÞk$E#g¸€×„Íeá£ðÑ€xhÀá£ðÑ€xhÀsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd4ÿw@edp-phyrockchip,rk3288-dp-phyph724mZ ndisabledrio-domains"rockchip,rk3288-io-voltage-domainnokayeIozˆI˜I¦^²usbphyrockchip,rk3288-usb-phynokayusb-phy@320Z4 p]7phyclkï8…
bphy-resetCusb-phy@334Z44p^7phyclkï8ˆ
bphy-resetAusb-phy@348Z4Hp_7phyclkï8‹
bphy-resetBwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt4ÿ€ppïOnokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif4ÿ‹¾pTÐ
7mclkhclkŽ_“txï6ÌdefaultÚ`<�@ ndisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s4ÿ‰¾ï5pRÎ7i2s_clki2s_hclkŽ__“txrxÌdefaultÚaÏênokaycrypto@ff8a0000rockchip,rk3288-crypto4ÿŠ@ï0 pÇÍ}Á7aclkhclksclkapb_pclk8®bcrypto-rstiommu@ff900800rockchip,iommu4ÿ@ïpÊÔ7aclkiface ndisablediommu@ff914000rockchip,iommu 4ÿ‘@ÿ‘PïpÍÕ7aclkiface ndisabledrga@ff920000rockchip,rk3288-rga4ÿ’€ïpÈÖj7aclkhclksclk ,b 8ilm
bcoreaxiahbvop@ff930000rockchip,rk3288-vop 4ÿ“œÿ“ïpžÑ7aclk_vopdclk_vophclk_vop ,b 8def
baxiahbdclk :cnokayportendpoint@04 Adwendpoint@14 Aesendpoint@24 Afmendpoint@34 Agpiommu@ff930300rockchip,iommu4ÿ“ïpÅÑ7aclkiface ,b nokaycvop@ff940000rockchip,rk3288-vop 4ÿ”œÿ”ïpÆ¿Ò7aclk_vopdclk_vophclk_vop ,b 8°±²
baxiahbdclk :h ndisabledportendpoint@04 Aixendpoint@14 Ajtendpoint@24 Aknendpoint@34 Alqiommu@ff940300rockchip,iommu4ÿ”ïpÆÒ7aclkiface ,b ndisabledhdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi4ÿ–@ïp~d 7refpclk ,b <�@ ndisabledportsport@04endpoint@04 Amfendpoint@14 Ankport@14lvds@ff96c000rockchip,rk3288-lvds4ÿ–À@pg
7pclk_lvdsÌlcdcÚo ,b <�@ ndisabledportsport@04endpoint@04 Apgendpoint@14 Aqlport@14dp@ff970000rockchip,rk3288-dp4ÿ—@ïbpic7dppclk¢r§dp ,b 8obdp<�@ ndisabledportsport@04endpoint@04 Aseendpoint@14 Atjport@14hdmi@ff980000rockchip,rk3288-dw-hdmi4ÿ˜ïgphmn7iahbisfrcec ,b <�@¾nokayÌdefaultunwedgeÚuvportsport@04endpoint@04 Awdendpoint@14 Axiport@14video-codec@ff9a0000rockchip,rk3288-vpu4ÿšï
’vepuvdpupÐÜ
7aclkhclk :y ,biommu@ff9a0800rockchip,iommu4ÿšïpÐÜ7aclkiface ,byiommu@ff9c0440rockchip,iommu 4ÿœ@@ÿœ€@ïopÏÛ7aclkiface ndisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t7604ÿ£$ï’jobmmugpupÀ?zS ,b
nokay Q{5opp-table-1operating-points-v2zopp-100000000°õá·~ðopp-200000000°ë·~ðopp-300000000°á£·B@opp-400000000°×„·Èàopp-600000000°#ÃF·Ðqos@ffaa0000rockchip,rk3288-qossyscon4ÿª \qos@ffaa0080rockchip,rk3288-qossyscon4ÿª€ ]qos@ffad0000rockchip,rk3288-qossyscon4ÿ Qqos@ffad0100rockchip,rk3288-qossyscon4ÿ Rqos@ffad0180rockchip,rk3288-qossyscon4ÿ€ Sqos@ffad0400rockchip,rk3288-qossyscon4ÿ Tqos@ffad0480rockchip,rk3288-qossyscon4ÿ€ Uqos@ffad0500rockchip,rk3288-qossyscon4ÿ Pqos@ffad0800rockchip,rk3288-qossyscon4ÿ Vqos@ffad0880rockchip,rk3288-qossyscon4ÿ€ Wqos@ffad0900rockchip,rk3288-qossyscon4ÿ Xqos@ffae0000rockchip,rk3288-qossyscon4ÿ® [qos@ffaf0000rockchip,rk3288-qossyscon4ÿ¯ Yqos@ffaf0080rockchip,rk3288-qossyscon4ÿ¯€ Zdma-controller@ffb20000arm,pl330arm,primecell4ÿ²@ïvœpÁ 7apb_pclk_efuse@ffb40000rockchip,rk3288-efuse4ÿ´ pq7pclk_efusecpu-id@74cpu_leakage@174interrupt-controller@ffc01000arm,gic-400 ] r@4ÿÀÿÀ ÿÀ@ ÿÀ` ï pinctrlrockchip,rk3288-pinctrl<�@ÅÌdefaultÚ|}~gpio@ff750000rockchip,gpio-bank4ÿuïQp@ ƒ “ ] r| ŸPMIC_SLEEP_APPMIC_INT_LPOWER_BUTTON_LRECOVERY_SW_LOT_RESETAP_WARM_RESET_HI2C0_SDA_PMICI2C0_SCL_PMICnFALUTEgpio@ff780000rockchip,gpio-bank4ÿxïRpA ƒ “ ] rgpio@ff790000rockchip,gpio-bank4ÿyïSpB ƒ “ ] r0 ŸCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_L‰gpio@ff7a0000rockchip,gpio-bank4ÿzïTpC ƒ “ ] r‚ ŸFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank4ÿ{ïUpD ƒ “ ] r· ŸUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE.gpio@ff7c0000rockchip,gpio-bank4ÿ|ïVpE ƒ “ ] rgpio@ff7d0000rockchip,gpio-bank4ÿ}ïWpF ƒ “ ] rgpio@ff7e0000rockchip,gpio-bank4ÿ~ïXpG ƒ “ ] rž ŸPWM_LOGTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LCPU_NMIDVSOKHDMI_WAKEPOWER_HDMI_ONDVS1DVS2HDMI_CECI2C5_SDA_HDMII2C5_SCL_HDMIUART2_RXDUART2_TXDJgpio@ff7f0000rockchip,gpio-bank4ÿïYpH ƒ “ ] r^ ŸRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ¯hdmi-cec-c7 ¯hdmi-ddc ¯uhdmi-ddc-unwedge ¯€vpower-hdmi-on ¯pcfg-output-low ½€pcfg-pull-up Èpcfg-pull-down Õ‚pcfg-pull-none äpcfg-pull-none-12ma ä ñ…suspendglobal-pwroff ¯~ddrio-pwroff ¯}ddr0-retention ¯|ddr1-retention ¯edpedp-hpd ¯‚i2c0i2c0-xfer ¯Di2c1i2c1-xfer ¯$i2c2i2c2-xfer ¯
Ki2c3i2c3-xfer ¯%i2c4i2c4-xfer ¯&i2c5i2c5-xfer ¯'i2s0i2s0-bus` ¯alcdclcdc-ctl@ ¯osdmmcsdmmc-clk ¯sdmmc-cmd ¯sdmmc-cd ¯sdmmc-bus1 ¯sdmmc-bus4@ ¯sdio0sdio0-bus1 ¯sdio0-bus4@ ¯ƒƒƒƒsdio0-cmd ¯ƒsdio0-clk ¯ƒsdio0-cd ¯sdio0-wp ¯sdio0-pwr ¯sdio0-bkpwr ¯sdio0-int ¯wifienable-h ¯‹bt-enable-l ¯,bt-host-wake ¯‚bt-host-wake-l ¯+bt-dev-wake-sleep ¯€bt-dev-wake-awake ¯„bt-dev-wake ¯-sdio1sdio1-bus1 ¯sdio1-bus4@ ¯sdio1-cd ¯sdio1-wp ¯sdio1-bkpwr ¯sdio1-int ¯sdio1-cmd ¯sdio1-clk ¯sdio1-pwr ¯ emmcemmc-clk ¯ƒemmc-cmd ¯ƒemmc-pwr ¯ emmc-bus1 ¯emmc-bus4@ ¯emmc-bus8€ ¯ƒƒƒƒƒƒƒƒemmc-reset ¯ ˆspi0spi0-clk ¯spi0-cs0 ¯
spi0-tx ¯spi0-rx ¯spi0-cs1 ¯spi1spi1-clk ¯spi1-cs0 ¯
spi1-rx ¯spi1-tx ¯spi2spi2-cs1 ¯spi2-clk ¯ spi2-cs0 ¯#spi2-rx ¯"spi2-tx ¯ !uart0uart0-xfer ¯(uart0-cts ¯)uart0-rts ¯*uart1uart1-xfer ¯ /uart1-cts ¯
uart1-rts ¯uart2uart2-xfer ¯0uart3uart3-xfer ¯1uart3-cts ¯ uart3-rts ¯
uart4uart4-xfer ¯2uart4-cts ¯uart4-rts ¯
tsadcotp-pin ¯
>otp-out ¯
?pwm0pwm0-pin ¯Lpwm1pwm1-pin ¯Mpwm2pwm2-pin ¯Npwm3pwm3-pin ¯Ogmacrgmii-pinsð ¯………… ……rmii-pins ¯spdifspdif-tx ¯`pcfg-pull-none-drv-8ma ä ñƒpcfg-pull-up-drv-8ma È ñpcfg-output-high
„buttonspwr-key-l ¯†pmicpmic-int-l ¯Fdvs-1 ¯‚Gdvs-2 ¯‚Hrebootap-warm-reset-h ¯
‡recovery-switchrec-mode-l ¯ tpmtpm-int-h ¯write-protectfw-wp-ap ¯chosen
serial2:115200n8memory(memory4€power-button
gpio-keysÌdefaultÚ†key-power
Power,E
t
)dugpio-restart
gpio-restart,E
ÌdefaultÚ‡
;Èemmc-pwrseqmmc-pwrseq-emmcÚˆÌdefault
D‰ sdio-pwrseqmmc-pwrseq-simplepŠ
7ext_clockÌdefaultÚ‹
D.
vcc-5vregulator-fixedïvcc_5vþ$LK@<�LK@
PŒvcc33-sysregulator-fixed
ïvcc33_sysþ$2Z <�2Z vcc50-hdmiregulator-fixedïvcc50_hdmiþ
PŒ
[
nJÌdefaultÚvdd-logicpwm-regulator
ïvdd_logic
sŽÊ
x
ƒ{
—”þ$~ð<�™pT vcc33_ioregulator-fixed ïvcc33_ioþ
PIsound!rockchip,rockchip-audio-max98090
ªVEYRON-HDMI
¹
Í #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc7-supplyvcc8-supplyvddio-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltregulator-suspend-mem-disabled#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,hdmi-codecrockchip,i2s-controller