Ð þí¥N8šÌ( ‚š”#radxa,rock2-squarerockchip,rk3288&7Radxa Rock 2 Squarealiases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000­/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000arm-pmuarm,cortex-a12-pmu0ê—˜™šõcpusrockchip,rk3066-smpcpu@500#cpuarm,cortex-a12/3:N]œ@krrŒ ˜cpu@501#cpuarm,cortex-a12/3:N]œ@krr˜cpu@502#cpuarm,cortex-a12/3:N]œ@krr˜cpu@503#cpuarm,cortex-a12/3:N]œ@krr˜opp-table-0operating-points-v2 ˜opp-126000000«‚›€² » opp-216000000« ßæ² » opp-312000000«˜¾² » opp-408000000«Q–² » opp-600000000«#ÃF² » opp-696000000«)|²~ðopp-816000000«0£,²B@opp-1008000000«<ܲopp-1200000000«G†Œ²Èàopp-1416000000«Tfr²O€opp-1512000000«ZJ²Ö opp-1608000000«_Ø"²™preserved-memoryÀdma-unusable@fe000000/þoscillator fixed-clockÇn6×xin24mê˜ timerarm,armv7-timer÷0ê   Çn6timer@ff810000rockchip,rk3288-timer/ÿ  êH ka  2pclktimerdisplay-subsystemrockchip,display-subsystem> mmc@ff0c0000rockchip,rk3288-dw-mshcDðÑ€ kÈDrv2biuciuciu-driveciu-sampleR ê /ÿ @3€]resetiokaypzŒÈ¯ºdefaultÈ ÒÞmmc@ff0d0000rockchip,rk3288-dw-mshcDðÑ€ kÉEsw2biuciuciu-driveciu-sampleR ê!/ÿ @3]resetiokaypŒëøºdefaultÈÒÞmmc@ff0e0000rockchip,rk3288-dw-mshcDðÑ€ kÊFtx2biuciuciu-driveciu-sampleR ê"/ÿ@3‚]reset idisabledmmc@ff0f0000rockchip,rk3288-dw-mshcDðÑ€ kËGuy2biuciuciu-driveciu-sampleR ê#/ÿ@3ƒ]resetiokaypz¯øºdefault ÈÒÞsaradc@ff100000rockchip,saradc/ÿ ê$kI[2saradcapb_pclk3W ]saradc-apbiokay#˜‚spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spikAR2spiclkapb_pclk/  4txrx ê,ºdefaultÈ !"#/ÿ idisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spikBS2spiclkapb_pclk/ 4txrx ê-ºdefaultÈ$%&'/ÿ idisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spikCT2spiclkapb_pclk/4txrx ê.ºdefaultÈ()*+/ÿ idisabledi2c@ff140000rockchip,rk3288-i2c/ÿ ê>2i2ckMºdefaultÈ, idisabledi2c@ff150000rockchip,rk3288-i2c/ÿ ê?2i2ckOºdefaultÈ- idisabledi2c@ff160000rockchip,rk3288-i2c/ÿ ê@2i2ckPºdefaultÈ. idisabledi2c@ff170000rockchip,rk3288-i2c/ÿ êA2i2ckQºdefaultÈ/iokay˜tserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê7>HkMU2baudclkapb_pclk/4txrxºdefaultÈ0 idisabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê8>HkNV2baudclkapb_pclk/4txrxºdefaultÈ1 idisabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿi ê9>HkOW2baudclkapb_pclkºdefaultÈ2iokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê:>HkPX2baudclkapb_pclk/4txrxºdefaultÈ3 idisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê;>HkQY2baudclkapb_pclk/  4txrxºdefaultÈ4 idisableddma-controller@ff250000arm,pl330arm,primecell/ÿ%@êU`{k 2apb_pclk˜thermal-zonesreserve-thermal’計¶5cpu-thermal’d¨ˆ¶5tripscpu_alert0ÆpÒÐ*passive˜6cpu_alert1Æ$øÒÐ*passive˜7cpu_critÆ_ÒÐ *criticalcooling-mapsmap0Ý60âÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Ý70âÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal’d¨ˆ¶5tripsgpu_alert0ÆpÒÐ*passive˜8gpu_critÆ_ÒÐ *criticalcooling-mapsmap0Ý8 â9ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc/ÿ( ê%kHZ2tsadcapb_pclk3Ÿ ]tsadc-apbºinitdefaultsleepÈ:ñ;û:<�(siokay?V˜5ethernet@ff290000rockchip,rk3288-gmac/ÿ)êqmacirqeth_wake_irq<�8k—fgc˜Ä]M2stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac3B ]stmmacethiokay—‘=¨inputµrgmii¾>ºdefaultÈ?@ ÉAÙ ï'u0 0usb@ff500000 generic-ehci/ÿP êkÂBusbiokayusb@ff520000 generic-ohci/ÿR ê)kÂBusb idisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿT êkÃ2otg%hostC usb2-phy-iokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿX êkÁ2otg%otgDVe€€@@ D usb2-phyiokayusb@ff5c0000 generic-ehci/ÿ\ êkÄ idisableddma-controller@ff600000arm,pl330arm,primecell/ÿ`@êU`{kÁ 2apb_pclk idisabledi2c@ff650000rockchip,rk3288-i2c/ÿe ê<�2i2ckLºdefaultÈEiokayact8846@5aactive-semi,act8846/ZtŒ˜F¤G°F»FÆFÑFregulatorsREG1ÜVCC_DDRëO€O€REG2ÜVCC_IOë2Z 2Z ˜REG3ÜVDD_LOGëB@B@REG4ÜVCC_20ë„€„€˜GREG5 ÜVCCIO_SDë2Z 2Z ˜REG6 ÜVDD10_LCDëB@B@REG7 ÜVCCA_CODECë2Z 2Z REG8ÜVCCA_TPë2Z 2Z REG9 ÜVCCIO_PMUë2Z 2Z ˜>REG10ÜVDD_10ëB@B@REG11ÜVCC_18ëw@w@˜REG12 ÜVCC18_LCDëw@w@syr827@40silergy,syr827/@/L^,Üvdd_cpuë øP™pz@F˜ syr828@41silergy,syr828/A/^,ë øP™pÜvdd_gpuz@F˜yrtc@51haoyu,hym8563/Qê×xin32k&HêºdefaultÈI˜Ži2c@ff660000rockchip,rk3288-i2c/ÿf ê=2i2ckNºdefaultÈJiokayes8388@10everest,es8388everest,es8328/š¦²³kq˜Œpwm@ff680000rockchip,rk3288-pwm/ÿh¿ºdefaultÈKk_ idisabledpwm@ff680010rockchip,rk3288-pwm/ÿh¿ºdefaultÈLk_ idisabledpwm@ff680020rockchip,rk3288-pwm/ÿh ¿ºdefaultÈMk_ idisabledpwm@ff680030rockchip,rk3288-pwm/ÿh0¿ºdefaultÈNk_ idisabledsram@ff700000 mmio-sram/ÿp€Àÿp€smp-sram@0rockchip,rk3066-smp-sram/sram@ff720000#rockchip,rk3288-pmu-srammmio-sram/ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd/ÿs˜power-controller!rockchip,rk3288-power-controllerʁh‘ ˜apower-domain@9/ ÈkÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$ÞOPQRSTUVWÊpower-domain@11/ kÏopÞXYÊpower-domain@12/ kÐÜÞZÊpower-domain@13/ kÀÞ[\Êreboot-modesyscon-reboot-modeå”ìRBÃøRBÃRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon/ÿtclock-controller@ff760000rockchip,rk3288-cru/ÿvk 2xin24m<�ê"HÑÝjÒÞk$/#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ˜syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd/ÿw˜<�edp-phyrockchip,rk3288-dp-phykh224mD idisabled˜qio-domains"rockchip,rk3288-io-voltage-domainiokayO\fq>>›«·Åusbphyrockchip,rk3288-usb-phyiokayusb-phy@320D/ k]2phyclkê3… ]phy-reset˜Dusb-phy@334D/4k^2phyclkê3ˆ ]phy-resetÑ]˜Busb-phy@348D/Hk_2phyclkê3‹ ]phy-reset˜Cwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt/ÿ€kp êOiokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif/ÿ‹ÝkTÐ 2mclkhclk/^4tx ê6ºdefaultÈ_<�iokay˜‡i2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s/ÿ‰Ý ê5kRÎ2i2s_clki2s_hclk/^^4txrxºdefaultÈ`î iokay˜crypto@ff8a0000rockchip,rk3288-crypto/ÿŠ@ ê0 kÇÍ}Á2aclkhclksclkapb_pclk3® ]crypto-rstiommu@ff900800rockchip,iommu/ÿ@ êkÊÔ 2aclkiface# idisablediommu@ff914000rockchip,iommu /ÿ‘@ÿ‘P êkÍÕ 2aclkiface#0 idisabledrga@ff920000rockchip,rk3288-rga/ÿ’€ êkÈÖj2aclkhclksclkKa 3ilm ]coreaxiahbvop@ff930000rockchip,rk3288-vop /ÿ“œÿ“ êkžÑ2aclk_vopdclk_vophclk_vopKa 3def ]axiahbdclkYbiokayport˜ endpoint@0/`c˜uendpoint@1/`d˜rendpoint@2/`e˜lendpoint@3/`f˜oiommu@ff930300rockchip,iommu/ÿ“ êkÅÑ 2aclkifaceKa #iokay˜bvop@ff940000rockchip,rk3288-vop /ÿ”œÿ” êkÆ¿Ò2aclk_vopdclk_vophclk_vopKa 3°±² ]axiahbdclkYgiokayport˜ endpoint@0/`h˜vendpoint@1/`i˜sendpoint@2/`j˜mendpoint@3/`k˜piommu@ff940300rockchip,iommu/ÿ” êkÆÒ 2aclkifaceKa #iokay˜gdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi/ÿ–@ êk~d 2refpclkKa <� idisabledportsport@0/endpoint@0/`l˜eendpoint@1/`m˜jport@1/lvds@ff96c000rockchip,rk3288-lvds/ÿ–À@kg 2pclk_lvdsºlcdcÈnKa <� idisabledportsport@0/endpoint@0/`o˜fendpoint@1/`p˜kport@1/dp@ff970000rockchip,rk3288-dp/ÿ—@ êbkic2dppclkqdpKa 3o]dp<� idisabledportsport@0/endpoint@0/`r˜dendpoint@1/`s˜iport@1/hdmi@ff980000rockchip,rk3288-dw-hdmi/ÿ˜H êgkhmn2iahbisfrcecKa <�Ýiokayptportsport@0/endpoint@0/`u˜cendpoint@1/`v˜hport@1/video-codec@ff9a0000rockchip,rk3288-vpu/ÿšê   qvepuvdpukÐÜ 2aclkhclkYwKa iommu@ff9a0800rockchip,iommu/ÿš ê kÐÜ 2aclkiface#Ka ˜wiommu@ff9c0440rockchip,iommu /ÿœ@@ÿœ€@ êokÏÛ 2aclkiface# idisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760/ÿ£$ê qjobmmugpukÀ:xNKa iokay|y˜9opp-table-1operating-points-v2˜xopp-100000000«õá²~ðopp-200000000« ë²~ðopp-300000000«á£²B@opp-400000000«ׄ²Èàopp-600000000«#ÃF²Ðqos@ffaa0000rockchip,rk3288-qossyscon/ÿª ˜[qos@ffaa0080rockchip,rk3288-qossyscon/ÿª€ ˜\qos@ffad0000rockchip,rk3288-qossyscon/ÿ­ ˜Pqos@ffad0100rockchip,rk3288-qossyscon/ÿ­ ˜Qqos@ffad0180rockchip,rk3288-qossyscon/ÿ­€ ˜Rqos@ffad0400rockchip,rk3288-qossyscon/ÿ­ ˜Sqos@ffad0480rockchip,rk3288-qossyscon/ÿ­€ ˜Tqos@ffad0500rockchip,rk3288-qossyscon/ÿ­ ˜Oqos@ffad0800rockchip,rk3288-qossyscon/ÿ­ ˜Uqos@ffad0880rockchip,rk3288-qossyscon/ÿ­€ ˜Vqos@ffad0900rockchip,rk3288-qossyscon/ÿ­ ˜Wqos@ffae0000rockchip,rk3288-qossyscon/ÿ® ˜Zqos@ffaf0000rockchip,rk3288-qossyscon/ÿ¯ ˜Xqos@ffaf0080rockchip,rk3288-qossyscon/ÿ¯€ ˜Ydma-controller@ffb20000arm,pl330arm,primecell/ÿ²@êU`{kÁ 2apb_pclk˜^efuse@ffb40000rockchip,rk3288-efuse/ÿ´ kq 2pclk_efusecpu-id@7/cpu_leakage@17/interrupt-controller@ffc01000 arm,gic-400ˆ@/ÿÀÿÀ ÿÀ@ ÿÀ`  ê ˜pinctrlrockchip,rk3288-pinctrl<�Àgpio@ff750000rockchip,gpio-bank/ÿu êQk@®¾ˆ˜Hgpio@ff780000rockchip,gpio-bank/ÿx êRkA®¾ˆgpio@ff790000rockchip,gpio-bank/ÿy êSkB®¾ˆgpio@ff7a0000rockchip,gpio-bank/ÿz êTkC®¾ˆ˜gpio@ff7b0000rockchip,gpio-bank/ÿ{ êUkD®¾ˆ˜Agpio@ff7c0000rockchip,gpio-bank/ÿ| êVkE®¾ˆgpio@ff7d0000rockchip,gpio-bank/ÿ} êWkF®¾ˆgpio@ff7e0000rockchip,gpio-bank/ÿ~ êXkG®¾ˆ˜„gpio@ff7f0000rockchip,gpio-bank/ÿ êYkH®¾ˆ˜…hdmihdmi-cec-c0Êzhdmi-cec-c7Êzhdmi-ddc Êzzhdmi-ddc-unwedge Ê{zpcfg-output-lowؘ{pcfg-pull-upã˜|pcfg-pull-downð˜}pcfg-pull-noneÿ˜zpcfg-pull-none-12maÿ ˜~suspendglobal-pwroffÊzddrio-pwroffÊzddr0-retentionÊ|ddr1-retentionÊ|edpedp-hpdÊ }i2c0i2c0-xfer Êzz˜Ei2c1i2c1-xfer Êzz˜,i2c2i2c2-xfer Ê z z˜Ji2c3i2c3-xfer Êzz˜-i2c4i2c4-xfer Êzz˜.i2c5i2c5-xfer Êzz˜/i2s0i2s0-bus`Êzzzzzz˜`lcdclcdc-ctl@Êzzzz˜nsdmmcsdmmc-clkÊz˜ sdmmc-cmdÊ|˜sdmmc-cdÊ|˜sdmmc-bus1Ê|sdmmc-bus4@Ê||||˜sdmmc-pwrÊ z˜‘sdio0sdio0-bus1Ê|sdio0-bus4@Ê||||˜sdio0-cmdÊ|˜sdio0-clkÊz˜sdio0-cdÊ|sdio0-wpÊ|sdio0-pwrÊ|sdio0-bkpwrÊ|sdio0-intÊ|˜sdio1sdio1-bus1Ê|sdio1-bus4@Ê||||sdio1-cdÊ|sdio1-wpÊ|sdio1-bkpwrÊ|sdio1-intÊ|sdio1-cmdÊ|sdio1-clkÊzsdio1-pwrÊ |emmcemmc-clkÊz˜emmc-cmdÊ|˜emmc-pwrÊ |emmc-bus1Ê|emmc-bus4@Ê||||emmc-bus8€Ê||||||||˜emmc-resetÊ z˜€spi0spi0-clkÊ |˜ spi0-cs0Ê |˜#spi0-txÊ|˜!spi0-rxÊ|˜"spi0-cs1Ê|spi1spi1-clkÊ |˜$spi1-cs0Ê |˜'spi1-rxÊ|˜&spi1-txÊ|˜%spi2spi2-cs1Ê|spi2-clkÊ|˜(spi2-cs0Ê|˜+spi2-rxÊ|˜*spi2-txÊ |˜)uart0uart0-xfer Ê|z˜0uart0-ctsÊ|uart0-rtsÊzuart1uart1-xfer Ê| z˜1uart1-ctsÊ |uart1-rtsÊ zuart2uart2-xfer Ê|z˜2uart3uart3-xfer Ê|z˜3uart3-ctsÊ |uart3-rtsÊ zuart4uart4-xfer Ê|z˜4uart4-ctsÊ |uart4-rtsÊ ztsadcotp-pinÊ z˜:otp-outÊ z˜;pwm0pwm0-pinÊz˜Kpwm1pwm1-pinÊz˜Lpwm2pwm2-pinÊz˜Mpwm3pwm3-pinÊz˜Ngmacrgmii-pinsðÊzzzz~~~~zzz ~~zz˜?rmii-pins Êzzzzzzzzzzphy-rstʘ@spdifspdif-txÊ z˜_pcfg-output-high ˜irir-intÊ|˜†keyspwr-keyÊ|˜ƒpmicpmic-intÊ|˜Iheadphonehp-detÊz˜‹phone-ctlÊ|˜Šusbhost-vbus-drvÊz˜satasata-pwr-enÊ z˜‰sdiowifi-enableÊz˜memory@0/€#memoryemmc-pwrseqmmc-pwrseq-emmcÈ€ºdefault ' ˜external-gmac-clock fixed-clockêÇsY@ ×ext_gmac˜=flash-regulatorregulator-fixed Üvcc_flashëw@w@ 3–˜vsys-regulatorregulator-fixedÜvcc_sysëLK@LK@L˜Fchosen Dserial2:115200n8adc-keys adc-keys P‚ \buttons mw@button-recovery ‡Recovery h ˜gpio-keys gpio-keyskey-power -H ‡GPIO Power tºdefaultȃ ²gpio-leds gpio-ledsled-0 -„ ‡rock2:green:state1 Àheartbeatled-1 -H  ‡rock2:blue:state2 Àmmc0ir-receivergpio-ir-receiver -…ºdefaultȆsoundsimple-audio-card ÖSPDIFsimple-audio-card,dai-link@1cpu í‡codec íˆsata-prw-regulatorregulator-fixed ÷ ÔH ºdefaultȉ Üsata_pwrspdif-outlinux,spdif-ditݘˆsound-i2srockchip,rk3288-hdmi-analogºdefaultÈŠ‹ Œ „ 5… J bI2S qAnalogLOUT2AnalogROUT2sdio-pwrseqmmc-pwrseq-simplekŽ 2ext_clockºdefaultȏ 'A˜vcc-host-regulatorregulator-fixed ÷ ÔHºdefaultȐ Üvcc_host˜]sdmmc-regulatorregulator-fixed Ô„ ºdefaultÈ‘Üvcc_sdë2Z 2Z ˜ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqmmc-pwrseqnon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-modephy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usrx_delaytx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizesystem-power-controllerinl1-supplyinl2-supplyinl3-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onfcs,suspend-voltage-selectorregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplyAVDD-supplyDVDD-supplyHPVDD-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supplyvbus-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highreset-gpiosstartup-delay-usstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltwakeup-sourcelinux,default-triggersimple-audio-card,namesound-daienable-active-highrockchip,audio-codecrockchip,hp-det-gpiosrockchip,hp-en-gpiosrockchip,i2s-controllerrockchip,modelrockchip,routing