Ð þí¤£8›|( '›D,rockchip,rk3288-evb-act8846rockchip,rk3288&7Rockchip RK3288 EVB ACT8846aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/mmc@ff0f0000¡/mmc@ff0c0000§/mmc@ff0d0000­/mmc@ff0e0000³/serial@ff180000»/serial@ff190000Ã/serial@ff690000Ë/serial@ff1b0000Ó/serial@ff1c0000Û/spi@ff110000à/spi@ff120000å/spi@ff130000arm-pmuarm,cortex-a12-pmu0ê—˜™šõcpusrockchip,rk3066-smpcpu@500#cpuarm,cortex-a12/3:N]œ@krrŒ ˜cpu@501#cpuarm,cortex-a12/3:N]œ@krr˜cpu@502#cpuarm,cortex-a12/3:N]œ@krr˜cpu@503#cpuarm,cortex-a12/3:N]œ@krr˜opp-table-0operating-points-v2 ˜opp-126000000«‚›€² » opp-216000000« ßæ² » opp-312000000«˜¾² » opp-408000000«Q–² » opp-600000000«#ÃF² » opp-696000000«)|²~ðopp-816000000«0£,²B@opp-1008000000«<ܲopp-1200000000«G†Œ²Èàopp-1416000000«Tfr²O€opp-1512000000«ZJ²Ö opp-1608000000«_Ø"²™preserved-memoryÀdma-unusable@fe000000/þoscillator fixed-clockÇn6×xin24mê˜ timerarm,armv7-timer÷0ê   Çn6timer@ff810000rockchip,rk3288-timer/ÿ  êH ka  2pclktimerdisplay-subsystemrockchip,display-subsystem> mmc@ff0c0000rockchip,rk3288-dw-mshcDðÑ€ kÈDrv2biuciuciu-driveciu-sampleR ê /ÿ @3€]resetiokaypzŒÈ¯ºdefaultÈ ÒÞmmc@ff0d0000rockchip,rk3288-dw-mshcDðÑ€ kÉEsw2biuciuciu-driveciu-sampleR ê!/ÿ @3]reset idisabledmmc@ff0e0000rockchip,rk3288-dw-mshcDðÑ€ kÊFtx2biuciuciu-driveciu-sampleR ê"/ÿ@3‚]reset idisabledmmc@ff0f0000rockchip,rk3288-dw-mshcDðÑ€ kËGuy2biuciuciu-driveciu-sampleR ê#/ÿ@3ƒ]resetiokaypz¯ëºdefaultÈsaradc@ff100000rockchip,saradc/ÿ ê$ùkI[2saradcapb_pclk3W ]saradc-apbiokay ˜zspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spikAR2spiclkapb_pclk  txrx ê,ºdefaultÈ/ÿ idisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spikBS2spiclkapb_pclk txrx ê-ºdefaultÈ /ÿ idisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spikCT2spiclkapb_pclktxrx ê.ºdefaultÈ!"#$/ÿ idisabledi2c@ff140000rockchip,rk3288-i2c/ÿ ê>2i2ckMºdefaultÈ% idisabledi2c@ff150000rockchip,rk3288-i2c/ÿ ê?2i2ckOºdefaultÈ& idisabledi2c@ff160000rockchip,rk3288-i2c/ÿ ê@2i2ckPºdefaultÈ' idisabledi2c@ff170000rockchip,rk3288-i2c/ÿ êA2i2ckQºdefaultÈ(iokay˜mserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê7&0kMU2baudclkapb_pclktxrxºdefaultÈ)iokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê8&0kNV2baudclkapb_pclktxrxºdefaultÈ*iokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿi ê9&0kOW2baudclkapb_pclkºdefaultÈ+iokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê:&0kPX2baudclkapb_pclktxrxºdefaultÈ,iokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart/ÿ ê;&0kQY2baudclkapb_pclk  txrxºdefaultÈ-iokaydma-controller@ff250000arm,pl330arm,primecell/ÿ%@ê=Hck 2apb_pclk˜thermal-zonesreserve-thermalz萈ž.cpu-thermalzdˆž.tripscpu_alert0®pºÐ*passive˜/cpu_alert1®$øºÐ*passive˜0cpu_crit®_ºÐ *criticalcooling-mapsmap0Å/0Êÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Å00Êÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalzdˆž.tripsgpu_alert0®pºÐ*passive˜1gpu_crit®_ºÐ *criticalcooling-mapsmap0Å1 Ê2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc/ÿ( ê%kHZ2tsadcapb_pclk3Ÿ ]tsadc-apbºinitdefaultsleepÈ3Ù4ã3í5siokay'>˜.ethernet@ff290000rockchip,rk3288-gmac/ÿ)êYmacirqeth_wake_irq58k—fgc˜Ä]M2stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac3B ]stmmacethiokayi6trgmii}input Š7š °'B@Å—Õ8ºdefaultÈ9ì0õusb@ff500000 generic-ehci/ÿP êkÂþ:usbiokayusb@ff520000 generic-ohci/ÿR ê)kÂþ:usb idisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿT êkÃ2otg hostþ; usb2-phyiokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2/ÿX êkÁ2otg otg,>M€€@@ þ<� usb2-phy idisabledusb@ff5c0000 generic-ehci/ÿ\ êkÄ idisableddma-controller@ff600000arm,pl330arm,primecell/ÿ`@ê=HckÁ 2apb_pclk idisabledi2c@ff650000rockchip,rk3288-i2c/ÿe ê<�2i2ckLºdefaultÈ=iokayÇ€syr827@40silergy,syr827\/@yvdd_cpuˆ øP ™p¸ÌÞ>˜ syr828@41silergy,syr828\/Ayvdd_gpuˆ øP ™p¸Þ>˜rrtc@51haoyu,hym8563/Q&?êºdefaultÈ@ê×xin32kact8846@5aactive-semi,act8846/Ziokayé>ô>ÿ> >A!>-BregulatorsREG1yVCC_DDRˆO€ O€¸REG2yVCC_IOˆ2Z  2Z ¸˜AREG3yVDD_LOGˆ ®` ã`¸REG4yVCC_20ˆ„€ „€¸˜BREG5 yVCCIO_SDˆw@ 2Z ¸˜REG6 yVDD10_LCDˆB@ B@¸REG7 yVCCA_CODECˆ2Z  2Z ¸REG8yVCCA_TPˆ2Z  2Z ¸REG9 yVCCIO_PMUˆ2Z  2Z ¸REG10yVDD_10ˆB@ B@¸REG11yVCC_18ˆw@ w@¸˜REG12 yVCC18_LCDˆw@ w@¸i2c@ff660000rockchip,rk3288-i2c/ÿf ê=2i2ckNºdefaultÈC idisabledpwm@ff680000rockchip,rk3288-pwm/ÿh9ºdefaultÈDk_iokay˜}pwm@ff680010rockchip,rk3288-pwm/ÿh9ºdefaultÈEk_ idisabledpwm@ff680020rockchip,rk3288-pwm/ÿh 9ºdefaultÈFk_ idisabledpwm@ff680030rockchip,rk3288-pwm/ÿh09ºdefaultÈGk_ idisabledsram@ff700000 mmio-sram/ÿp€Àÿp€smp-sram@0rockchip,rk3066-smp-sram/sram@ff720000#rockchip,rk3288-pmu-srammmio-sram/ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd/ÿs˜power-controller!rockchip,rk3288-power-controllerDÅhÕ ˜Ypower-domain@9/ ÈkÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$XHIJKLMNOPDpower-domain@11/ kÏopXQRDpower-domain@12/ kÐÜXSDpower-domain@13/ kÀXTUDreboot-modesyscon-reboot-mode_”fRBÃrRBÀRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon/ÿtclock-controller@ff760000rockchip,rk3288-cru/ÿvk 2xin24m5êœHÅÑÝjÒÞk$©#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ˜syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd/ÿw˜5edp-phyrockchip,rk3288-dp-phykh224m¾iokay˜iio-domains"rockchip,rk3288-io-voltage-domain idisabledusbphyrockchip,rk3288-usb-phyiokayusb-phy@320¾/ k]2phyclkê3… ]phy-reset˜<�usb-phy@334¾/4k^2phyclkê3ˆ ]phy-reset˜:usb-phy@348¾/Hk_2phyclkê3‹ ]phy-reset˜;watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt/ÿ€kp êOiokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif/ÿ‹ÉkTÐ 2mclkhclkVtx ê6ºdefaultÈW5 idisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s/ÿ‰É ê5kRÎ2i2s_clki2s_hclkVVtxrxºdefaultÈXÚõ idisabledcrypto@ff8a0000rockchip,rk3288-crypto/ÿŠ@ ê0 kÇÍ}Á2aclkhclksclkapb_pclk3® ]crypto-rstiommu@ff900800rockchip,iommu/ÿ@ êkÊÔ 2aclkiface idisablediommu@ff914000rockchip,iommu /ÿ‘@ÿ‘P êkÍÕ 2aclkiface idisabledrga@ff920000rockchip,rk3288-rga/ÿ’€ êkÈÖj2aclkhclksclk7Y 3ilm ]coreaxiahbvop@ff930000rockchip,rk3288-vop /ÿ“œÿ“ êkžÑ2aclk_vopdclk_vophclk_vop7Y 3def ]axiahbdclkEZiokayport˜ endpoint@0/L[˜nendpoint@1/L\˜jendpoint@2/L]˜dendpoint@3/L^˜giommu@ff930300rockchip,iommu/ÿ“ êkÅÑ 2aclkiface7Y iokay˜Zvop@ff940000rockchip,rk3288-vop /ÿ”œÿ” êkÆ¿Ò2aclk_vopdclk_vophclk_vop7Y 3°±² ]axiahbdclkE_iokayport˜ endpoint@0/L`˜oendpoint@1/La˜kendpoint@2/Lb˜eendpoint@3/Lc˜hiommu@ff940300rockchip,iommu/ÿ” êkÆÒ 2aclkiface7Y iokay˜_dsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi/ÿ–@ êk~d 2refpclk7Y 5 idisabledportsport@0/endpoint@0/Ld˜]endpoint@1/Le˜bport@1/lvds@ff96c000rockchip,rk3288-lvds/ÿ–À@kg 2pclk_lvdsºlcdcÈf7Y 5 idisabledportsport@0/endpoint@0/Lg˜^endpoint@1/Lh˜cport@1/dp@ff970000rockchip,rk3288-dp/ÿ—@ êbkic2dppclkþidp7Y 3o]dp5iokay\portsport@0/endpoint@0/Lj˜\endpoint@1/Lk˜aport@1/endpoint@0/Ll˜hdmi@ff980000rockchip,rk3288-dw-hdmi/ÿ˜0 êgkhmn2iahbisfrcec7Y 5Éiokayfmportsport@0/endpoint@0/Ln˜[endpoint@1/Lo˜`port@1/video-codec@ff9a0000rockchip,rk3288-vpu/ÿšê   YvepuvdpukÐÜ 2aclkhclkEp7Y iommu@ff9a0800rockchip,iommu/ÿš ê kÐÜ 2aclkiface7Y ˜piommu@ff9c0440rockchip,iommu /ÿœ@@ÿœ€@ êokÏÛ 2aclkiface idisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760/ÿ£$ê YjobmmugpukÀ:qN7Y iokayrr˜2opp-table-1operating-points-v2˜qopp-100000000«õá²~ðopp-200000000« ë²~ðopp-300000000«á£²B@opp-400000000«ׄ²Èàopp-600000000«#ÃF²Ðqos@ffaa0000rockchip,rk3288-qossyscon/ÿª ˜Tqos@ffaa0080rockchip,rk3288-qossyscon/ÿª€ ˜Uqos@ffad0000rockchip,rk3288-qossyscon/ÿ­ ˜Iqos@ffad0100rockchip,rk3288-qossyscon/ÿ­ ˜Jqos@ffad0180rockchip,rk3288-qossyscon/ÿ­€ ˜Kqos@ffad0400rockchip,rk3288-qossyscon/ÿ­ ˜Lqos@ffad0480rockchip,rk3288-qossyscon/ÿ­€ ˜Mqos@ffad0500rockchip,rk3288-qossyscon/ÿ­ ˜Hqos@ffad0800rockchip,rk3288-qossyscon/ÿ­ ˜Nqos@ffad0880rockchip,rk3288-qossyscon/ÿ­€ ˜Oqos@ffad0900rockchip,rk3288-qossyscon/ÿ­ ˜Pqos@ffae0000rockchip,rk3288-qossyscon/ÿ® ˜Sqos@ffaf0000rockchip,rk3288-qossyscon/ÿ¯ ˜Qqos@ffaf0080rockchip,rk3288-qossyscon/ÿ¯€ ˜Rdma-controller@ffb20000arm,pl330arm,primecell/ÿ²@ê=HckÁ 2apb_pclk˜Vefuse@ffb40000rockchip,rk3288-efuse/ÿ´ kq 2pclk_efusecpu-id@7/cpu_leakage@17/interrupt-controller@ffc01000 arm,gic-400~“@/ÿÀÿÀ ÿÀ@ ÿÀ`  ê ˜pinctrlrockchip,rk3288-pinctrl5Àgpio@ff750000rockchip,gpio-bank/ÿu êQk@¤´~“˜?gpio@ff780000rockchip,gpio-bank/ÿx êRkA¤´~“gpio@ff790000rockchip,gpio-bank/ÿy êSkB¤´~“gpio@ff7a0000rockchip,gpio-bank/ÿz êTkC¤´~“gpio@ff7b0000rockchip,gpio-bank/ÿ{ êUkD¤´~“˜7gpio@ff7c0000rockchip,gpio-bank/ÿ| êVkE¤´~“gpio@ff7d0000rockchip,gpio-bank/ÿ} êWkF¤´~“gpio@ff7e0000rockchip,gpio-bank/ÿ~ êXkG¤´~“˜{gpio@ff7f0000rockchip,gpio-bank/ÿ êYkH¤´~“hdmihdmi-cec-c0Àshdmi-cec-c7Àshdmi-ddc Àsshdmi-ddc-unwedge Àtspcfg-output-lowΘtpcfg-pull-upÙ˜upcfg-pull-downæ˜vpcfg-pull-noneõ˜spcfg-pull-none-12maõ ˜ysuspendglobal-pwroffÀsddrio-pwroffÀsddr0-retentionÀuddr1-retentionÀuedpedp-hpdÀ vi2c0i2c0-xfer Àss˜=i2c1i2c1-xfer Àss˜%i2c2i2c2-xfer À s s˜Ci2c3i2c3-xfer Àss˜&i2c4i2c4-xfer Àss˜'i2c5i2c5-xfer Àss˜(i2s0i2s0-bus`Àssssss˜Xlcdclcdc-ctl@Àssss˜fsdmmcsdmmc-clkÀw˜ sdmmc-cmdÀx˜sdmmc-cdÀu˜sdmmc-bus1Àusdmmc-bus4@Àxxxx˜sdmmc-pwrÀ s˜…sdio0sdio0-bus1Àusdio0-bus4@Àuuuusdio0-cmdÀusdio0-clkÀssdio0-cdÀusdio0-wpÀusdio0-pwrÀusdio0-bkpwrÀusdio0-intÀusdio1sdio1-bus1Àusdio1-bus4@Àuuuusdio1-cdÀusdio1-wpÀusdio1-bkpwrÀusdio1-intÀusdio1-cmdÀusdio1-clkÀssdio1-pwrÀ uemmcemmc-clkÀs˜emmc-cmdÀu˜emmc-pwrÀ u˜emmc-bus1Àuemmc-bus4@Àuuuuemmc-bus8€Àuuuuuuuu˜spi0spi0-clkÀ u˜spi0-cs0À u˜spi0-txÀu˜spi0-rxÀu˜spi0-cs1Àuspi1spi1-clkÀ u˜spi1-cs0À u˜ spi1-rxÀu˜spi1-txÀu˜spi2spi2-cs1Àuspi2-clkÀu˜!spi2-cs0Àu˜$spi2-rxÀu˜#spi2-txÀ u˜"uart0uart0-xfer Àus˜)uart0-ctsÀuuart0-rtsÀsuart1uart1-xfer Àu s˜*uart1-ctsÀ uuart1-rtsÀ suart2uart2-xfer Àus˜+uart3uart3-xfer Àus˜,uart3-ctsÀ uuart3-rtsÀ suart4uart4-xfer Àus˜-uart4-ctsÀ uuart4-rtsÀ stsadcotp-pinÀ s˜3otp-outÀ s˜4pwm0pwm0-pinÀs˜Dpwm1pwm1-pinÀs˜Epwm2pwm2-pinÀs˜Fpwm3pwm3-pinÀs˜Ggmacrgmii-pinsðÀssssyyyysss yyss˜9rmii-pins Àssssssssssspdifspdif-txÀ s˜Wpcfg-pull-none-drv-8ma˜wpcfg-pull-up-drv-8maÙ˜xbacklightbl-enÀs˜|buttonspwrbtnÀu˜‚lcdlcd-csÀs˜lcd-enÀs˜†pmicpmic-intÀu˜@usbhost-vbus-drvÀs˜ƒeth_phyeth-phy-pwrÀs˜„wifiwifi-pwrÀ s˜‡memory@0#memory/€adc-keys adc-keyszbuttons.w@button-up HVolume UpNsY† button-down HVolume DownNrY“àbutton-menuHMenuN‹Y Äbutton-escHEscNYB@button-homeHHomeNfYÖ backlightpwm-backlights  !"#$%&'()*+,-./0123456789:;<�=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ…€ ž{ºdefaultÈ|«}B@˜~external-gmac-clock fixed-clockÇsY@ ×ext_gmacê˜8panellg,lp079qx1-sp0v°~ ž{Ⱥ€portsportendpointL˜lgpio-keys gpio-keysǺdefaultÈ‚key-power ¥?NtHGPIO Key PowerÒãñdvcc-host-regulatorregulator-fixed  •?ºdefaultȃ yvcc_host¸Ìvcc-phy-regulatorregulator-fixed  •?ºdefaultÈ„yvcc_phyˆ2Z  2Z ¸Ì˜6vsys-regulatorregulator-fixedyvcc_sysˆLK@ LK@¸Ì˜>sdmmc-regulatorregulator-fixed •{ ºdefaultÈ…yvcc_sdˆ2Z  2Z  † ÞA˜vcc-lcdregulator-fixed  •{ºdefaultȆyvcc_lcdÞA˜€vcc-wlregulator-fixed  •{ ºdefaultȇyvcc_wlÞ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us