Ð
þíeç8_¨(?_p$,rockchip,rk3229-evbrockchip,rk3229!7Rockchip RK3229 Evaluation boardaliases=/pinctrl/gpio@11110000C/pinctrl/gpio@11120000I/pinctrl/gpio@11130000O/pinctrl/gpio@11140000U/serial@11010000]/serial@11020000e/serial@11030000m/spi@11090000r/mmc@30020000cpuscpu@f00wcpu,arm,cortex-a7ƒ‡Ž¢±œ@¿ÆpsciÔßcpu@f01wcpu,arm,cortex-a7ƒ‡Ž¢ÆpsciÔßcpu@f02wcpu,arm,cortex-a7ƒ‡Ž¢ÆpsciÔßcpu@f03wcpu,arm,cortex-a7ƒ‡Ž¢ÆpsciÔßopp-table-0,operating-points-v2çßopp-408000000òQ–ù~ðœ@opp-600000000ò#ÃFùà˜opp-816000000ò0£,ùB@opp-1008000000ò<ÜùíØopp-1200000000òG†Œùtxopp-1296000000òM?dù7Èopp-1392000000òRø<�ùûopp-1464000000òWBÞù\Àarm-pmu,arm,cortex-a7-pmu0$LMNO/psci,arm,psci-1.0arm,psci-0.2Ísmctimer,arm,armv7-timerB0$
fn6oscillator,fixed-clockfn6vxin24m‰ß+display-subsystem,rockchip,display-subsystem– i2s1@100b0000(,rockchip,rk3228-i2srockchip,rk3066-i2sƒ@$œi2s_clki2s_hclk¿Q»¨
txrx·defaultÅ Ïdisabledi2s0@100c0000(,rockchip,rk3228-i2srockchip,rk3066-i2sƒ@$œi2s_clki2s_hclk¿Pº¨
txrx Ïdisabledspdif@100d0000,rockchip,rk3228-spdifƒ
$¿S½
œmclkhclk¨
tx·defaultÅ Ïdisabledi2s2@100e0000(,rockchip,rk3228-i2srockchip,rk3066-i2sƒ@$œi2s_clki2s_hclk¿R¼¨
txrx Ïdisabledsyscon@11000000&,rockchip,rk3228-grfsysconsimple-mfdƒß,io-domains",rockchip,rk3228-io-voltage-domainÏokayÖ
äò
power-controller!,rockchip,rk3228-power-controllerß2power-domain@4ƒ8¿ÎˆÌÔÍÓ‡power-domain@5ƒ¿Ó¾Äpower-domain@6ƒ¿ÊÐpower-domain@7ƒ ¿ËÑ…†power-domain@8ƒ¿Õusb2phy@760,rockchip,rk3228-usb2phyƒ`¿Žœphyclk
vusb480m_phy0‰ÏokayßFotg-port$$;<�=otg-bvalidotg-idlinestate+ÏokayßEhost-port$>
linestate+Ïokay6ßGusb2phy@800,rockchip,rk3228-usb2phyƒ¿œphyclk
vusb480m_phy1‰ÏokayßHotg-port$D
linestate+Ïokay6ßIhost-port$E
linestate+Ïokay6ßJserial@11010000,snps,dw-apb-uartƒ$7fn6¿MUœbaudclkapb_pclk·defaultÅAK Ïdisabledserial@11020000,snps,dw-apb-uartƒ$8fn6¿NVœbaudclkapb_pclk·defaultÅAK Ïdisabledserial@11030000,snps,dw-apb-uartƒ$9fn6¿OWœbaudclkapb_pclk·defaultÅAKÏokayefuse@11040000,rockchip,rk3228-efuseƒ ¿Gœpclk_efuseid@7ƒcpu_leakage@17ƒi2c@11050000,rockchip,rk3228-i2cƒ$$œi2c¿L·defaultÅ Ïdisabledi2c@11060000,rockchip,rk3228-i2cƒ$%œi2c¿M·defaultÅ Ïdisabledi2c@11070000,rockchip,rk3228-i2cƒ$&œi2c¿N·defaultÅ Ïdisabledi2c@11080000,rockchip,rk3228-i2cƒ$'œi2c¿O·defaultÅ! Ïdisabledspi@11090000,rockchip,rk3228-spiƒ $1¿ARœspiclkapb_pclk·defaultÅ"#$%& Ïdisabledwatchdog@110a0000 ,rockchip,rk3228-wdtsnps,dw-wdtƒ
$(¿b Ïdisabledpwm@110b0000,rockchip,rk3288-pwmƒX¿^·defaultÅ' Ïdisabledpwm@110b0010,rockchip,rk3288-pwmƒX¿^·defaultÅ(ÏokayßWpwm@110b0020,rockchip,rk3288-pwmƒ X¿^·defaultÅ)ÏokayßXpwm@110b0030,rockchip,rk3288-pwmƒ0X¿^·defaultÅ* Ïdisabledtimer@110c0000,,rockchip,rk3228-timerrockchip,rk3288-timerƒ $+¿a+œpclktimerclock-controller@110e0000,rockchip,rk3228-cruƒ¿+œxin24mc,‰pH}ÒÞkÃÌb$#g¸€0£,ÍeðÑ€ðÑ€xhÀðÑ€ðÑ€xhÀßdma-controller@110f0000,arm,pl330arm,primecellƒ@$¢¿Â œapb_pclkß
thermal-zonescpu-thermalÄdÚˆè-tripscpu_alert0øpÐ~passiveß.cpu_alert1ø$øÐ~passiveß/cpu_critø_Ð ~criticalcooling-mapsmap0.0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1/0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@11150000,rockchip,rk3228-tsadcƒ$:¿HXœtsadcapb_pclk}H€‡W
#tsadc-apb·initdefaultsleepÅ0/190CYsÏokaypß-hdmi-phy@12030000,rockchip,rk3228-hdmi-phyƒ¿m+¿œsysclkrefoclkrefpclk‰vhdmiphy_phy+ Ïdisabledß7gpu@20000000",rockchip,rk3228-maliarm,mali-400ƒ H$gpgpmmupp0ppmmu0pp1ppmmu1¿ÕÕ œbuscore‡2‡~ Ïdisabledvideo-codec@20020000(,rockchip,rk3228-vpurockchip,rk3399-vpuƒ $
vepuvdpu¿ÊÐ
œaclkhclk•3‡2iommu@20020800,rockchip,iommuƒ $
¿ÊÐœaclkiface‡2œß3video-codec@20030000*,rockchip,rk3228-vdecrockchip,rk3399-vdecƒ €$ ¿ËÑ…†œaxiahbcabaccore}…†á£á£•4‡2iommu@20030480,rockchip,iommuƒ €@ À@$¿ËÑœaclkiface‡2œß4vop@20050000,rockchip,rk3228-vopƒ ü$ ¿Ó¾Äœaclk_vopdclk_vophclk_vop‡def
#axiahbdclk•5‡2 Ïdisabledportß endpoint@0ƒ©6ß;iommu@20053f00,rockchip,iommuƒ ?$ ¿ÓÄœaclkiface‡2œ Ïdisabledß5rga@20060000(,rockchip,rk3228-rgarockchip,rk3288-rgaƒ $!¿ÍÓ‡œaclkhclksclk‡2‡kmn
#coreaxiahbiommu@20070800,rockchip,iommuƒ $¿ÌÔœaclkiface‡2œ Ïdisabledhdmi@200a0000,rockchip,rk3228-dw-hdmiƒ
K$#}¹7¿l{‰œiahbisfrcec·defaultÅ89:‡`#hdmiÐ7Õhdmic, Ïdisabledportsport@0ƒendpoint©;ß6port@1ƒmmc@300000000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcƒ0@$ ¿ÈDrvœbiuciuciu-driveciu-sampleß·defaultÅ<�=> Ïdisabledmmc@300100000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcƒ0@$
¿ÉEswœbiuciuciu-driveciu-sampleß·defaultÅ?@A Ïdisabledmmc@300200000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcƒ0@$f<4`ê<4` ¿ËGuyœbiuciuciu-driveciu-sampleøžß·defaultÅBCD‡S#resetÏokay 2usb@300400002,rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc2ƒ0$¿Úœotg@otgHZi€€@ ÐE Õusb2-phyÏokayusb@30080000
,generic-ehciƒ0$¿×FÐGÕusbÏokayusb@300a0000
,generic-ohciƒ0
$¿×FÐGÕusbÏokayusb@300c0000
,generic-ehciƒ0$¿ØHÐIÕusbÏokayusb@300e0000
,generic-ohciƒ0$¿ØHÐIÕusbÏokayusb@30100000
,generic-ehciƒ0$B¿ÙHÐJÕusbÏokayusb@30120000
,generic-ohciƒ0$C¿ÙHÐJÕusbÏokayethernet@30200000,rockchip,rk3228-gmacƒ0 $macirq8¿~‚€ÔoMœstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac‡8
#stmmacethc,Ïokay}}~¹K}xinput6L…rgmii·defaultÅMŽNž´'B@É0Òqos@31030080,rockchip,rk3228-qossysconƒ1€ ßqos@31030100,rockchip,rk3228-qossysconƒ1 ßqos@31030180,rockchip,rk3228-qossysconƒ1€ ßqos@31030200,rockchip,rk3228-qossysconƒ1 ßqos@31040000,rockchip,rk3228-qossysconƒ1 ßqos@31050000,rockchip,rk3228-qossysconƒ1 ßqos@31060000,rockchip,rk3228-qossysconƒ1 ßqos@31070000,rockchip,rk3228-qossysconƒ1 ßqos@31070080,rockchip,rk3228-qossysconƒ1€ ßinterrupt-controller@32010000,arm,gic-400Ûð ƒ22 2@ 2` $ ßpinctrl,rockchip,rk3228-pinctrlc,gpio@11110000,rockchip,gpio-bankƒ$3¿@Ûðgpio@11120000,rockchip,gpio-bankƒ$4¿AÛðgpio@11130000,rockchip,gpio-bankƒ$5¿BÛðßNgpio@11140000,rockchip,gpio-bankƒ$6¿CÛðßSpcfg-pull-up$ßRpcfg-pull-down1ßQpcfg-pull-none@ßPpcfg-pull-none-drv-12maMßOsdmmcsdmmc-clk\Oß<�sdmmc-cmd\Oß=sdmmc-bus4@\OOOOß>sdiosdio-clk\Oß?sdio-cmd\Oß@sdio-bus4@\OOOOßAemmcemmc-clk\PßBemmc-cmd\PßCemmc-bus8€\PPPPPPPPßDgmacrgmii-pinsð\PPPOOOO O
OPPPPPPßMrmii-pins \PPPOO
OPPPPphy-pins \PPhdmihdmi-hpd\Qß9hdmii2c-xfer \PPß8hdmi-cec\Pß:i2c0i2c0-xfer \PPßi2c1i2c1-xfer \PPßi2c2i2c2-xfer \PPß i2c3i2c3-xfer \PPß!spi0spi0-clk\ Rß"spi0-cs0\Rß%spi0-tx\Rß#spi0-rx\
Rß$spi0-cs1\Rß&spi1spi1-clk\Rspi1-cs0\Rspi1-rx\Rspi1-tx\Rspi1-cs1\Ri2s1i2s1-bus\P PPP
PPPPPßpwm0pwm0-pin\Pß'pwm1pwm1-pin\Pß(pwm2pwm2-pin\Pß)pwm3pwm3-pin\Pß*spdifspdif-tx\Pßtsadcotp-pin\Pß0otp-out\Pß1uart0uart0-xfer \PPßuart0-cts\Pßuart0-rts\Pßuart1uart1-xfer \ P
Pßuart1-cts\Puart1-rts\Puart2uart2-xfer \RPßuart21-xfer \
R Puart2-cts\Puart2-rts\Pkeyspwr-key\RßYusbhost-vbus-drv\PßTmemory@60000000wmemoryƒ`@dc-12v-regulator,regulator-fixedjdc_12vyŸ···ßVext_gmac,fixed-clockfsY@ vext_gmac‰ßKvcc-host-regulator,regulator-fixedÏ™S·defaultÅT jvcc_hostyâUßvcc-phy-regulator,regulator-fixedÏjvcc_phyŸw@·w@yâßLvcc-sys-regulator,regulator-fixedjvcc_sysyŸLK@·LK@âVßUvccio-1v8-regulator,regulator-fixed
jvccio_1v8Ÿw@·w@yâUßvccio-3v3-regulator,regulator-fixed
jvccio_3v3Ÿ2Z ·2Z yâUß
vdd-arm-regulator,pwm-regulatoríWa¨òUjvdd_armŸ~ð·\Àyßvdd-log-regulator,pwm-regulatoríXa¨òUjvdd_logŸB@·Ö ygpio-keys
,gpio-keysý·defaultÅYpower-keyGPIO Key PowerStd1 #address-cells#size-cellsinterrupt-parentcompatiblemodelgpio0gpio1gpio2gpio3serial0serial1serial2spi0mmc0device_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksenable-methodcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsclock-namesdmasdma-namespinctrl-namespinctrl-0statusvccio1-supplyvccio2-supplyvccio4-supply#power-domain-cellspm_qosinterrupt-names#phy-cellsphy-supplyreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-rates#dma-cellsarm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-modepower-domainsiommus#iommu-cellsremote-endpointassigned-clock-parentsphysphy-namesfifo-depthmax-frequencybus-widthrockchip,default-sample-phasecap-mmc-highspeednon-removabledr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayinterrupt-controller#interrupt-cellsrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltenable-active-highvin-supplypwmspwm-supplyautorepeatlabelgpioslinux,codedebounce-intervalwakeup-source