Ð þí]ô8XD(°X !,Rockchip RK3228 Evaluation board$2rockchip,rk3228-evbrockchip,rk3228aliases=/pinctrl/gpio@11110000C/pinctrl/gpio@11120000I/pinctrl/gpio@11130000O/pinctrl/gpio@11140000U/serial@11010000]/serial@11020000e/serial@11030000m/spi@11090000r/mmc@30020000cpuscpu@f00wcpu2arm,cortex-a7ƒ‡Ž¢±œ@¿ÆpsciÔcpu@f01wcpu2arm,cortex-a7ƒ‡Ž¢ÆpsciÔcpu@f02wcpu2arm,cortex-a7ƒ‡Ž¢ÆpsciÔcpu@f03wcpu2arm,cortex-a7ƒ‡Ž¢ÆpsciÔopp-table-02operating-points-v2ÜÔopp-408000000çQ–î~ðüœ@ opp-600000000ç#ÃFîà˜opp-816000000ç0£,îB@opp-1008000000ç<ÜîíØopp-1200000000çG†Œîtxarm-pmu2arm,cortex-a7-pmu0LMNO$psci2arm,psci-1.0arm,psci-0.2Ísmctimer2arm,armv7-timer70   [n6oscillator 2fixed-clock[n6kxin24m~Ô'display-subsystem2rockchip,display-subsystem‹i2s1@100b0000(2rockchip,rk3228-i2srockchip,rk3066-i2sƒ @ ‘i2s_clki2s_hclk¿Q»  ¢txrx¬defaultº  Ädisabledi2s0@100c0000(2rockchip,rk3228-i2srockchip,rk3066-i2sƒ @ ‘i2s_clki2s_hclk¿Pº ¢txrx Ädisabledspdif@100d00002rockchip,rk3228-spdifƒ  ¿S½ ‘mclkhclk ¢tx¬defaultº  Ädisabledi2s2@100e0000(2rockchip,rk3228-i2srockchip,rk3066-i2sƒ@ ‘i2s_clki2s_hclk¿R¼ ¢txrx Ädisabledsyscon@11000000&2rockchip,rk3228-grfsysconsimple-mfdƒÔ(io-domains"2rockchip,rk3228-io-voltage-domain Ädisabledpower-controller!2rockchip,rk3228-power-controllerËÔ.power-domain@4ƒ8¿ÎˆÌÔÍÓ‡ß Ëpower-domain@5ƒ¿Ó¾ÄßËpower-domain@6ƒ¿ÊÐßËpower-domain@7ƒ ¿ËÑ…†ßËpower-domain@8ƒ¿ÕßËusb2phy@7602rockchip,rk3228-usb2phyƒ` ¿Ž‘phyclk kusb480m_phy0~ ÄdisabledÔBotg-port$;<�=æotg-bvalidotg-idlinestateö ÄdisabledÔAhost-port > ælinestateö ÄdisabledÔCusb2phy@8002rockchip,rk3228-usb2phyƒ ¿‘phyclk kusb480m_phy1~ ÄdisabledÔDotg-port D ælinestateö ÄdisabledÔEhost-port E ælinestateö ÄdisabledÔFserial@110100002snps,dw-apb-uartƒ 7[n6¿MU‘baudclkapb_pclk¬default º  Ädisabledserial@110200002snps,dw-apb-uartƒ 8[n6¿NV‘baudclkapb_pclk¬defaultº  Ädisabledserial@110300002snps,dw-apb-uartƒ 9[n6¿OW‘baudclkapb_pclk¬defaultº Äokayefuse@110400002rockchip,rk3228-efuseƒ ¿G ‘pclk_efuseid@7ƒcpu_leakage@17ƒi2c@110500002rockchip,rk3228-i2cƒ $‘i2c¿L¬defaultº Ädisabledi2c@110600002rockchip,rk3228-i2cƒ %‘i2c¿M¬defaultº Ädisabledi2c@110700002rockchip,rk3228-i2cƒ &‘i2c¿N¬defaultº Ädisabledi2c@110800002rockchip,rk3228-i2cƒ '‘i2c¿O¬defaultº Ädisabledspi@110900002rockchip,rk3228-spiƒ  1¿AR‘spiclkapb_pclk¬defaultº !" Ädisabledwatchdog@110a0000 2rockchip,rk3228-wdtsnps,dw-wdtƒ  (¿b Ädisabledpwm@110b00002rockchip,rk3288-pwmƒ ¿^¬defaultº# Ädisabledpwm@110b00102rockchip,rk3288-pwmƒ ¿^¬defaultº$ Ädisabledpwm@110b00202rockchip,rk3288-pwmƒ ¿^¬defaultº% Ädisabledpwm@110b00302rockchip,rk3288-pwmƒ 0¿^¬defaultº& Ädisabledtimer@110c0000,2rockchip,rk3228-timerrockchip,rk3288-timerƒ  + ¿a' ‘pclktimerclock-controller@110e00002rockchip,rk3228-cruƒ¿'‘xin24m#(~0H=ÒÞkÃÌb$M#g¸€0£,ÍeðÑ€ðÑ€xhÀðÑ€ðÑ€xhÀÔdma-controller@110f00002arm,pl330arm,primecellƒ@bm¿Â ‘apb_pclkÔ thermal-zonescpu-thermal„dšˆ¨)tripscpu_alert0¸pÄÐ~passiveÔ*cpu_alert1¸$øÄÐ~passiveÔ+cpu_crit¸_ÄÐ ~criticalcooling-mapsmap0Ï*0Ôÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1Ï+0Ôÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@111500002rockchip,rk3228-tsadcƒ :¿HX‘tsadcapb_pclk=HM€‡W ãtsadc-apb¬initdefaultsleepº,ï-ù,sÄokay0GÔ)hdmi-phy@120300002rockchip,rk3228-hdmi-phyƒ¿m'¿‘sysclkrefoclkrefpclk~ khdmiphy_phyö ÄdisabledÔ3gpu@20000000"2rockchip,rk3228-maliarm,mali-400ƒ Hægpgpmmupp0ppmmu0pp1ppmmu1¿ÕÕ ‘buscoreb.‡~ Ädisabledvideo-codec@20020000(2rockchip,rk3228-vpurockchip,rk3399-vpuƒ    ævepuvdpu¿ÊÐ ‘aclkhclkp/b.iommu@200208002rockchip,iommuƒ   ¿ÊÐ ‘aclkifaceb.wÔ/video-codec@20030000*2rockchip,rk3228-vdecrockchip,rk3399-vdecƒ €  ¿ËÑ…†‘axiahbcabaccore=…†Má£á£p0b.iommu@200304802rockchip,iommuƒ €@ À@ ¿ËÑ ‘aclkifaceb.wÔ0vop@200500002rockchip,rk3228-vopƒ ü  ¿Ó¾Ä‘aclk_vopdclk_vophclk_vop‡def ãaxiahbdclkp1b. ÄdisabledportÔendpoint@0ƒ„2Ô7iommu@20053f002rockchip,iommuƒ ?  ¿ÓÄ ‘aclkifaceb.w ÄdisabledÔ1rga@20060000(2rockchip,rk3228-rgarockchip,rk3288-rgaƒ  !¿ÍÓ‡‘aclkhclksclkb.‡kmn ãcoreaxiahbiommu@200708002rockchip,iommuƒ  ¿ÌÔ ‘aclkifaceb.w Ädisabledhdmi@200a00002rockchip,rk3228-dw-hdmiƒ   #=”3¿l{‰‘iahbisfrcec¬default º456‡`ãhdmi«3°hdmi#( Ädisabledportsport@0ƒendpoint„7Ô2port@1ƒmmc@3000000002rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcƒ0@   ¿ÈDrv‘biuciuciu-driveciu-sampleº¬default º89: Ädisabledmmc@3001000002rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcƒ0@   ¿ÉEsw‘biuciuciu-driveciu-sampleº¬default º;<�= Ädisabledmmc@3002000002rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshcƒ0@ [<4`Å<4` ¿ËGuy‘biuciuciu-driveciu-sampleÓÝžº¬default º>?@‡SãresetÄokayû %usb@3004000022rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc2ƒ0 ¿Ú‘otg3otg;M\€€@ «A °usb2-phy Ädisabledusb@30080000 2generic-ehciƒ0  ¿×B«C°usb Ädisabledusb@300a0000 2generic-ohciƒ0   ¿×B«C°usb Ädisabledusb@300c0000 2generic-ehciƒ0   ¿ØD«E°usb Ädisabledusb@300e0000 2generic-ohciƒ0  ¿ØD«E°usb Ädisabledusb@30100000 2generic-ehciƒ0 B ¿ÙD«F°usb Ädisabledusb@30120000 2generic-ohciƒ0 C ¿ÙD«F°usb Ädisabledethernet@302000002rockchip,rk3228-gmacƒ0  æmacirq8¿~‚€ÔoM‘stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac‡8 ãstmmaceth#(Äokay=|Múð€koutputxGƒrmiiŒHmdio2snps,dwmac-mdioethernet-phy@042ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22ƒ¿ƒ‡?—ÔHqos@310300802rockchip,rk3228-qossysconƒ1€ Ô qos@310301002rockchip,rk3228-qossysconƒ1 Ôqos@310301802rockchip,rk3228-qossysconƒ1€ Ô qos@310302002rockchip,rk3228-qossysconƒ1 Ôqos@310400002rockchip,rk3228-qossysconƒ1 Ôqos@310500002rockchip,rk3228-qossysconƒ1 Ôqos@310600002rockchip,rk3228-qossysconƒ1 Ôqos@310700002rockchip,rk3228-qossysconƒ1 Ôqos@310700802rockchip,rk3228-qossysconƒ1€ Ôinterrupt-controller@32010000 2arm,gic-400©¾ ƒ22 2@ 2`   Ôpinctrl2rockchip,rk3228-pinctrl#(Ïgpio@111100002rockchip,gpio-bankƒ 3¿@Ö橾gpio@111200002rockchip,gpio-bankƒ 4¿AÖ橾gpio@111300002rockchip,gpio-bankƒ 5¿BÖ橾gpio@111400002rockchip,gpio-bankƒ 6¿CÖ橾pcfg-pull-upòÔLpcfg-pull-downÿÔKpcfg-pull-noneÔJpcfg-pull-none-drv-12ma ÔIsdmmcsdmmc-clk*IÔ8sdmmc-cmd*IÔ9sdmmc-bus4@*IIIIÔ:sdiosdio-clk*IÔ;sdio-cmd*IÔ<�sdio-bus4@*IIIIÔ=emmcemmc-clk*JÔ>emmc-cmd*JÔ?emmc-bus8€*JJJJJJJJÔ@gmacrgmii-pinsð*J JJIIII I IJJJJ JJrmii-pins *J JJII IJJJJphy-pins *JJhdmihdmi-hpd*KÔ5hdmii2c-xfer *JJÔ4hdmi-cec*JÔ6i2c0i2c0-xfer *JJÔi2c1i2c1-xfer *JJÔi2c2i2c2-xfer *JJÔi2c3i2c3-xfer *JJÔspi0spi0-clk* LÔspi0-cs0*LÔ!spi0-tx* LÔspi0-rx* LÔ spi0-cs1* LÔ"spi1spi1-clk*Lspi1-cs0*Lspi1-rx*Lspi1-tx*Lspi1-cs1*Li2s1i2s1-bus*J J J J JJJJJÔ pwm0pwm0-pin*JÔ#pwm1pwm1-pin*JÔ$pwm2pwm2-pin* JÔ%pwm3pwm3-pin* JÔ&spdifspdif-tx*JÔ tsadcotp-pin*JÔ,otp-out*JÔ-uart0uart0-xfer *JJÔuart0-cts*JÔuart0-rts*JÔuart1uart1-xfer * J JÔuart1-cts*Juart1-rts* Juart2uart2-xfer *LJÔuart21-xfer * L Juart2-cts*Juart2-rts*Jmemory@60000000wmemoryƒ`@vcc-phy-regulator2regulator-fixed8Kvcc_phyZw@rw@ŠžÔG #address-cells#size-cellsinterrupt-parentmodelcompatiblegpio0gpio1gpio2gpio3serial0serial1serial2spi0mmc0device_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksenable-methodphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsclock-namesdmasdma-namespinctrl-namespinctrl-0status#power-domain-cellspm_qosinterrupt-names#phy-cellsreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-rates#dma-cellsarm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypower-domainsiommus#iommu-cellsremote-endpointassigned-clock-parentsphysphy-namesfifo-depthmax-frequencybus-widthrockchip,default-sample-phasecap-mmc-highspeedmmc-ddr-1_8vdisable-wpnon-removabledr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-supplyphy-modephy-handlephy-is-integratedinterrupt-controller#interrupt-cellsrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsenable-active-highregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-on