Ð þíhC8aØ(ka #geniatech,xpi-3128rockchip,rk3128 +7Geniatech XPI-3128aliases=/pinctrl/gpio@2007c000C/pinctrl/gpio@20080000I/pinctrl/gpio@20084000O/pinctrl/gpio@20088000U/i2c@20072000Z/i2c@20056000_/i2c@2005a000d/i2c@2005e000i/serial@20060000q/serial@20064000y/serial@20068000/ethernet@2008c000‹/mmc@1021c000/mmc@10214000arm-pmuarm,cortex-a7-pmu0•LMNO cpus+³rockchip,rk3036-smpcpu@f00Ácpuarm,cortex-a7ÍÑœ@ßæícpu@f01Ácpuarm,cortex-a7Íæícpu@f02Ácpuarm,cortex-a7Íæícpu@f03Ácpuarm,cortex-a7Íæíopp-table-0operating-points-v2#opp-216000000. ßæ 5~ð~ð7Èopp-408000000.Q– 5~ð~ð7Èopp-600000000.#ÃF 5~ð~ð7Èopp-696000000.)| 5à˜à˜7Èopp-816000000.0£, 5g8g87ÈCopp-1008000000.<Ü 5O€O€7Èopp-1200000000.G†Œ 57È7È7Èdisplay-subsystemrockchip,display-subsystemO Uokayopp-table-1operating-points-v2 opp-200000000. ë 5à˜à˜Ðopp-300000000.ᣠ5Ðopp-400000000.ׄ 5Œ0Œ0Ðopp-480000000.œ8 5ÐÐÐtimerarm,armv7-timer0•   \€n6oscillator fixed-clock€n6xin24m£*sram@10080000 mmio-sramÍ + ° smp-sram@0rockchip,rk3066-smp-sramÍgpu@10090000"rockchip,rk3128-maliarm,mali-400Í H•·gpgpmmupp0ppmmu0pp1ppmmu1ßÕÕ Çbuscoreí æxÓ Uokayá syscon@100a0000&rockchip,rk3128-pmusysconsimple-mfdÍ power-controller!rockchip,rk3128-power-controllerí+ power-domain@1͈ßÆÖ¿ÑÇÔÌÏEÍÓÀÁÒÕ¾z ípower-domain@2Í(ßÅÎÄ͆ípower-domain@3ÍßÕívop@1010e000rockchip,rk3126-vopÍà • ß̾ÏÇaclk_vopdclk_vophclk_vopædef axiahbdclkÓ Uokayport+ endpoint@0Í0qos@1012d000rockchip,rk3128-qossysconÍÐ qos@1012e000rockchip,rk3128-qossysconÍà qos@1012f000rockchip,rk3128-qossysconÍð qos@1012f080rockchip,rk3128-qossysconÍð€  qos@1012f100rockchip,rk3128-qossysconÍñ qos@1012f180rockchip,rk3128-qossysconÍñ€ qos@1012f200rockchip,rk3128-qossysconÍò interrupt-controller@10139000arm,cortex-a7-gic ͐ À à  • $9usb@101800002rockchip,rk3128-usbrockchip,rk3066-usbsnps,dwc2Í • ßÚÇotgJotgRds€€@ ‚ ‡usb2-phyUokay‘Ÿusb@101c0000 generic-ehciÍ • ßÙ‚‡usbUokayusb@101e0000 generic-ohciÍ • ßÙ‚‡usb Udisabledmmc@102140000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!@@ • ßÈDrvÇbiuciuciu-driveciu-sample­ ²rx-tx¼ÇðÑ€æQresetUokayÕßëdefaultù&mmc@102180000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!€@ • ßÉEswÇbiuciuciu-driveciu-sample­ ²rx-tx¼ÇðÑ€æRreset Udisabledmmc@1021c0000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!À@ • ßËGuyÇbiuciuciu-driveciu-sample­ ²rx-tx¼ÇðÑ€æSresetUokayÕßëdefault ù !.@M&nand-controller@10500000(rockchip,rk3128-nfcrockchip,rk2928-nfcÍP@ •ßÅCÇahbnfcëdefault ù"#$%&'() Udisabledclock-controller@20000000rockchip,rk3128-cruÍ ß*Çxin24mS+£`m}#g¸€syscon@20008000&rockchip,rk3128-grfsysconsimple-mfdÍ €++usb2phy@17crockchip,rk3128-usb2phyÍ| ߎÇphyclk usb480m_phymš’,£Uokay,host-port •5 ·linestate©Uokayotg-port$•#34·otg-bvalidotg-idlinestate©Uokayhdmi@20034000rockchip,rk3128-inno-hdmiÍ @@ •-ßG¾ Çpclkrefëdefault ù-./Ó Uokayports+port@0Íendpoint0port@1Íendpoint1Ltimer@20044000,rockchip,rk3128-timerrockchip,rk3288-timerÍ @  •ßaU Çpclktimertimer@20044020,rockchip,rk3128-timerrockchip,rk3288-timerÍ @  •ßaV Çpclktimertimer@20044040,rockchip,rk3128-timerrockchip,rk3288-timerÍ @@  •;ßaW Çpclktimertimer@20044060,rockchip,rk3128-timerrockchip,rk3288-timerÍ @`  •<�ßaX Çpclktimertimer@20044080,rockchip,rk3128-timerrockchip,rk3288-timerÍ @€  •=ßaY Çpclktimertimer@200440a0,rockchip,rk3128-timerrockchip,rk3288-timerÍ @   •>ßaZ Çpclktimerwatchdog@2004c000 rockchip,rk3128-wdtsnps,dw-wdtÍ À •"ß? Udisabledpwm@20050000(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ ß^ëdefaultù2´ Udisabledpwm@20050010(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ ß^ëdefaultù3´UokayXpwm@20050020(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ  ß^ëdefaultù4´UokayYpwm@20050030(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ 0ß^ëdefaultù5´ Udisabledi2c@20056000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ ` •Çi2cßMëdefaultù6+ Udisabledi2c@2005a000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ   •Çi2cßNëdefaultù7+ Udisabledi2c@2005e000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ à •Çi2cßOëdefaultù8+ Udisabledserial@20060000&rockchip,rk3128-uartsnps,dw-apb-uartÍ  •€n6ßMUÇbaudclkapb_pclk­²txrxëdefault ù9:;¿Ì Udisabledserial@20064000&rockchip,rk3128-uartsnps,dw-apb-uartÍ @ •€n6ßNVÇbaudclkapb_pclk­²txrxëdefaultù<�¿ÌUokayserial@20068000&rockchip,rk3128-uartsnps,dw-apb-uartÍ € •€n6ßOWÇbaudclkapb_pclk­²txrxëdefaultù=¿Ì Udisabledsaradc@2006c000rockchip,saradcÍ À •ß[>Çsaradcapb_pclkæW saradc-apbÖUokayèKi2c@20072000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ   •Çi2cßLëdefaultù>+ Udisabledspi@20074000(rockchip,rk3128-spirockchip,rk3066-spiÍ @ •ßARÇspiclkapb_pclk­ ²txrxëdefaultù?@ABC+ Udisableddma-controller@20078000arm,pl330arm,primecellÍ €@•ôß Çapb_pclk&ethernet@2008c000rockchip,rk3128-gmacÍ À@•89·macirqeth_wake_irq8ß~‚€ÔoMÇstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macæ8 stmmacethS+1?UokayMoutputZDermiinEm|}úð€ëdefaultùFmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22Íydƒ “ ¥GëdefaultùHEpinctrlrockchip,rk3128-pinctrlS++°gpio@2007c000rockchip,gpio-bankÍ À •$ß@±Á$9ÍHEADER_5HEADER_3HEADER_22HEADER_23HEADER_19HEADER_26HEADER_21HEADER_24HEADER_18HEADER_36HEADER_13Qgpio@20080000rockchip,gpio-bankÍ  •%ßA±Á$9pÍHEADER_7HEADER_35HEADER_33HEADER_37HEADER_40HEADER_38HEADER_11HEADER_29HEADER_31Ugpio@20084000rockchip,gpio-bankÍ @ •&ßB±Á$9:ÍHEADER_27HEADER_8HEADER_10Ggpio@20088000rockchip,gpio-bankÍ € •'ßC±Á$9;ÍHEADER_32HEADER_12HEADER_15Mpcfg-pull-defaultÝJpcfg-pull-noneóIemmcemmc-clkIemmc-cmdJ emmc-cmd1Jemmc-pwrJemmc-bus1Jemmc-bus4@JJJJemmc-bus8€JJJJJJJJ!gmacrgmii-pinsðJ J J J JJJJJJJJJJJrmii-pins J J JJJJJJJJFhdmihdmii2c-xfer II-hdmi-hpdI.hdmi-cecI/i2c0i2c0-xfer II>i2c1i2c1-xfer II6i2c2i2c2-xfer II7i2c3i2c3-xfer II8i2si2s-bus`I I I I IIi2s1-bus`IIIIIIlcdclcdc-dclkIlcdc-den Ilcdc-hsync Ilcdc-vsync Ilcdc-rgb24à I IIIIIIIIIIIIInfcflash-aleI"flash-cleI$flash-wrnI)flash-rdnI'flash-rdyI(flash-cs0I%flash-dqsI&flash-bus8€IIIIIIII#pwm0pwm0-pinI2pwm1pwm1-pinI3pwm2pwm2-pinI4pwm3pwm3-pinI5sdiosdio-clkIsdio-cmdJsdio-pwrenJsdio-bus4@JJJJsdmmcsdmmc-clkIsdmmc-cmdJsdmmc-detJsdmmc-wpJsdmmc-pwrenJVsdmmc-bus4@JJJJspdifspdif-txIspi0spi0-clkJAspi0-cs0 JBspi0-tx J?spi0-rx J@spi0-cs1 JCspi1-clkJspi1-cs0Jspi1-txJspi1-rxJspi1-cs1Jspi2-clk Jspi2-cs0Jspi2-tx Jspi2-rx Juart0uart0-xfer JI9uart0-ctsI:uart0-rtsI;uart1uart1-xfer  J J<�uart1-ctsIuart1-rts Iuart2uart2-xfer JI=uart2-ctsIuart2-rtsIdp83848cdp83848c-rstIHir-receiverir-intIPledspower-ledIRspd-led ISusb2host-drvIOmemory@60000000ÁmemoryÍ`@chosen/serial@20064000adc-keys adc-keysK&buttons72Z button-recovery QRecoveryWhbdc-5v-regulatorregulator-fixed|DC_5V‹LK@£LK@»ÏNhdmi-connnectorhdmi-connectorÈaportendpointL1host-pwr-5v-regulatorregulator-fixed áMæÜ |HOST_PWR_5V‹LK@£LK@÷NëdefaultùO»ir-receivergpio-ir-receiver «MëdefaultùPleds gpio-ledsled-power «Qpower$onëdefaultùRled-spd «M lanëdefaultùSmcu3v3-regulatorregulator-fixed|MCU3V3‹2Z £2Z ÷»Ïvcc-ddr-regulatorregulator-fixed|VCC_DDR‹ã`£ã`÷T»Ïvcc-io-regulatorregulator-fixed|VCC_IO‹2Z £2Z ÷T»Ïvcc-lan-regulatorregulator-fixed|VCC_LAN‹2Z £2Z ÷»ÏDvcc-sd-regulatorregulator-fixed áUæô|VCC_SD‹2Z £2Z ÷ëdefaultùVvcc-sys-regulatorregulator-fixed|VCC_SYS‹LK@£LK@÷N»ÏTvcc33-hdmi-regulatorregulator-fixed |VCC33_HDMI‹2Z £2Z ÷W»Ïvcca-33-regulatorregulator-fixed|VCCA_33‹2Z £2Z ÷T»ÏWvdd-11-regulatorregulator-fixed|VDD_11‹Èà£Èà÷T»Ïvdd11-hdmi-regulatorregulator-fixed |VDD11_HDMI‹Èà£Èà÷»Ïvdd-arm-regulatorpwm-regulator|VDD_ARM2Xa¨7T‹ » £\À»Ïvdd-log-regulatorpwm-regulator|VDD_LOG2Ya¨Bd7T‹£\ÀV »Ï  compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3serial0serial1serial2ethernet0mmc0mmc1interruptsinterrupt-affinityenable-methoddevice_typeregclock-latencyclocksresetsoperating-points-v2#cooling-cellscpu-supplyphandleopp-sharedopp-hzopp-microvoltopp-suspendportsstatusarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsrangesinterrupt-namesclock-namespower-domainsmali-supply#power-domain-cellspm_qosreset-namesremote-endpointinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesvusb_a-supplyvusb_d-supplydmasdma-namesfifo-depthmax-frequencybus-widthvmmc-supplypinctrl-namespinctrl-0disable-wpcap-sd-highspeedno-mmcno-sdiocap-mmc-highspeedmmc-ddr-3_3vno-sdrockchip,grf#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parents#phy-cells#pwm-cellsreg-io-widthreg-shift#io-channel-cellsvref-supplyarm,pl330-broken-no-flushparm,pl330-periph-burst#dma-cellsrx-fifo-depthtx-fifo-depthclock_in_outphy-supplyphy-modephy-handlemax-speedreset-assert-usreset-deassert-usreset-gpiosgpio-controller#gpio-cellsgpio-line-namesbias-pull-pin-defaultbias-disablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-ongpiostartup-delay-usvin-supplyenable-active-highfunctioncolordefault-statepwmspwm-supplypwm-dutycycle-rangeregulator-ramp-delay