Ð þí8ÿx(§ÿ@%ti,omap3430-sdpti,omap3430ti,omap3 +7TI OMAP3430 SDPchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpuƒŠcpu–“सÇÿpmu@54000000arm,cortex-a8-pmuT€ÏÚdebugsssocti,omap-inframpu ti,omap3-mpuÚmpuiva ti,iva2.2Úivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bushÏ +äÚl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ äHscm@2000ti,omap3-scmsimple-bus + ä pinmux@30 ti,omap3-padconfpinctrl-single08+ëú  >ÿtwl4030-pins[°AÇäscm_conf@270sysconsimple-busp0+ äp0Çpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap°opbias_mmc_omap2430vpbias_mmc_omap2430…w@-ÆÀÇêclocks+clock@68 ti,clkselhµ+clock-mcbsp5-mux-fck@4µti,composite-mux-clockÂmcbsp5_mux_fckƒÇ clock-mcbsp3-mux-fck@0µti,composite-mux-clockÂmcbsp3_mux_fckƒÇclock-mcbsp4-mux-fck@2µti,composite-mux-clockÂmcbsp4_mux_fckƒÇmcbsp5_fckµti,composite-clockƒ Çòclock@4 ti,clkselµ+clock-mcbsp1-mux-fck@2µti,composite-mux-clockÂmcbsp1_mux_fckƒÇ clock-mcbsp2-mux-fck@6µti,composite-mux-clockÂmcbsp2_mux_fckƒÇ mcbsp1_fckµti,composite-clockƒ Çímcbsp2_fckµti,composite-clockƒ Çïmcbsp3_fckµti,composite-clockƒÇðmcbsp4_fckµti,composite-clockƒÇñclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+ëú  >ÿtwl4030-vpins-pins [Çåtarget-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `LÕrevsyscsyssß ìúƒŠick+ äH ` aes1@0 ti,omap3-aesPÏ   txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLÕrevsyscsyssß ìúƒŠick+ äH P aes2@0 ti,omap3-aesPÏAB txrxprm@48306000 ti,omap3-prmH0`@Ï clocks+virt_16_8m_ckµ fixed-clockYÇosc_sys_ck@d40µ ti,mux-clockƒ @Çsys_ck@1270µti,divider-clockƒ&3p>Ç sys_clkout1@d70µti,gate-clockƒ p&dpll3_x2_ckµfixed-factor-clockƒU`dpll3_m2x2_ckµfixed-factor-clockƒU`Çdpll4_x2_ckµfixed-factor-clockƒU`corex2_fckµfixed-factor-clockƒU`Ç!wkup_l4_ickµfixed-factor-clockƒ U`Ç`corex2_d3_fckµfixed-factor-clockƒ!U`Ljcorex2_d5_fckµfixed-factor-clockƒ!U`ljclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclkµ fixed-clockomap_32k_fckµ fixed-clock€ÇFvirt_12m_ckµ fixed-clock·Çvirt_13m_ckµ fixed-clockÆ]@Çvirt_19200000_ckµ fixed-clock$øÇvirt_26000000_ckµ fixed-clockŒº€Çvirt_38_4m_ckµ fixed-clockIðÇdpll4_ck@d00µti,omap3-dpll-per-clockƒ  D 0Çdpll4_m2_ck@d48µti,divider-clockƒ3? H>Ç"dpll4_m2x2_mul_ckµfixed-factor-clockƒ"U`Ç#dpll4_m2x2_ck@d00µti,gate-clockƒ#& jÇ$omap_96m_alwon_fckµfixed-factor-clockƒ$U`Ç0dpll3_ck@d00µti,omap3-dpll-core-clockƒ  @ 0Çclock@1140 ti,clksel@µ+clock-dpll3-m3@16µti,divider-clock Âdpll3_m3_ckƒ3>Ç*clock-dpll4-m6@24µti,divider-clock Âdpll4_m6_ckƒ3?>Ç<�clock-emu-src-mux@0µ ti,mux-clockÂemu_src_mux_ckƒ %&'Çtclock-pclk-fck@8µti,divider-clock Âpclk_fckƒ(3>clock-pclkx2-fck@6µti,divider-clock Âpclkx2_fckƒ(3>clock-atclk-fck@4µti,divider-clock Âatclk_fckƒ(3>clock-traceclk-src-fck@2µ ti,mux-clockÂtraceclk_src_fckƒ %&'Ç)clock-traceclk-fck@11 µti,divider-clock Âtraceclk_fckƒ)3>dpll3_m3x2_mul_ckµfixed-factor-clockƒ*U`Ç+dpll3_m3x2_ck@d00µti,gate-clockƒ+&  jÇ,emu_core_alwon_ckµfixed-factor-clockƒ,U`Ç%sys_altclkµ fixed-clockÇ3mcbsp_clksµ fixed-clockÇcore_ckµfixed-factor-clockƒU`Ç-dpll1_fck@940µti,divider-clockƒ-&3 @>Ç.dpll1_ck@904µti,omap3-dpll-clockƒ .  $ @ 4Çdpll1_x2_ckµfixed-factor-clockƒU`Ç/dpll1_x2m2_ck@944µti,divider-clockƒ/3 D>ÇCcm_96m_fckµfixed-factor-clockƒ0U`Ç1clock@d40 ti,clksel @µ+clock-dpll3-m2@27µti,divider-clock Âdpll3_m2_ckƒ3>Çclock-omap-96m-fck@6µ ti,mux-clock Âomap_96m_fckƒ1 ÇWclock-omap-54m-fck@5µ ti,mux-clock Âomap_54m_fckƒ23Ç?clock-omap-48m-fck@3µ ti,mux-clock Âomap_48m_fckƒ43Ç7clock@e40 ti,clksel@µ+clock-dpll4-m3@8µti,divider-clock Âdpll4_m3_ckƒ3 >Ç5clock-dpll4-m4@0µti,divider-clock Âdpll4_m4_ckƒ3>Ç8dpll4_m3x2_mul_ckµfixed-factor-clockƒ5U`Ç6dpll4_m3x2_ck@d00µti,gate-clockƒ6& jÇ2cm_96m_d2_fckµfixed-factor-clockƒ1U`Ç4omap_12m_fckµfixed-factor-clockƒ7U`ÇXdpll4_m4x2_mul_ckµti,fixed-factor-clockƒ8€Ž›Ç9dpll4_m4x2_ck@d00µti,gate-clockƒ9& j›Ç\dpll4_m5_ck@f40µti,divider-clockƒ3?@>Ç:dpll4_m5x2_mul_ckµti,fixed-factor-clockƒ:€Ž›Ç;dpll4_m5x2_ck@d00µti,gate-clockƒ;& j›Çxdpll4_m6x2_mul_ckµfixed-factor-clockƒ<�U`Ç=dpll4_m6x2_ck@d00µti,gate-clockƒ=& jÇ>emu_per_alwon_ckµfixed-factor-clockƒ>U`Ç&clock@d70 ti,clksel pµ+clock-clkout2-src-gate@7µ ti,composite-no-wait-gate-clockÂclkout2_src_gate_ckƒ-ÇAclock-clkout2-src-mux@0µti,composite-mux-clockÂclkout2_src_mux_ckƒ- 1?ÇBclock-sys-clkout2@3µti,divider-clock Âsys_clkout2ƒ@3@®clkout2_src_ckµti,composite-clockƒABÇ@mpu_ckµfixed-factor-clockƒCU`ÇDarm_fck@924µti,divider-clockƒD $3emu_mpu_alwon_ckµfixed-factor-clockƒDU`Ç'clock@a40 ti,clksel @µ+clock-l3-ick@0µti,divider-clockÂl3_ickƒ-3>ÇEclock-l4-ick@2µti,divider-clockÂl4_ickƒE3>ÇGclock-gpt10-mux-fck@6µti,composite-mux-clockÂgpt10_mux_fckƒF ÇTclock-gpt11-mux-fck@7µti,composite-mux-clockÂgpt11_mux_fckƒF ÇVclock-ssi-ssr-div-fck-3430es2@8µti,composite-divider-clockÂssi_ssr_div_fck_3430es2ƒ!$ÄÇ}clock@c40 ti,clksel @µ+clock-rm-ick@1µti,divider-clockÂrm_ickƒG3>clock-gpt1-mux-fck@0µti,composite-mux-clock Âgpt1_mux_fckƒF Ç_clock-usim-mux-fck@3µti,composite-mux-clock Âusim_mux_fck(ƒ HIJKLMNOP>ǁclock@a00 ti,clksel µ+clock-gpt10-gate-fck@11 µti,composite-gate-clockÂgpt10_gate_fckƒ ÇSclock-gpt11-gate-fck@12 µti,composite-gate-clockÂgpt11_gate_fckƒ ÇUclock-mmchs2-fck@25µti,wait-gate-clock Âmmchs2_fckƒǶclock-mmchs1-fck@24µti,wait-gate-clock Âmmchs1_fckƒÇ·clock-i2c3-fck@17µti,wait-gate-clock Âi2c3_fckƒǸclock-i2c2-fck@16µti,wait-gate-clock Âi2c2_fckƒǹclock-i2c1-fck@15µti,wait-gate-clock Âi2c1_fckƒǺclock-mcbsp5-gate-fck@10 µti,composite-gate-clockÂmcbsp5_gate_fckƒÇclock-mcbsp1-gate-fck@9 µti,composite-gate-clockÂmcbsp1_gate_fckƒÇ clock-mcspi4-fck@21µti,wait-gate-clock Âmcspi4_fckƒQÇ»clock-mcspi3-fck@20µti,wait-gate-clock Âmcspi3_fckƒQǼclock-mcspi2-fck@19µti,wait-gate-clock Âmcspi2_fckƒQǽclock-mcspi1-fck@18µti,wait-gate-clock Âmcspi1_fckƒQǾclock-uart2-fck@14µti,wait-gate-clock Âuart2_fckƒQÇ¿clock-uart1-fck@13 µti,wait-gate-clock Âuart1_fckƒQÇÀclock-hdq-fck@22µti,wait-gate-clockÂhdq_fckƒRÇÁclock-modem-fck@31µti,omap3-interface-clock Âmodem_fckƒ ÇÝclock-mspro-fck@23µti,wait-gate-clock Âmspro_fckƒclock-ssi-ssr-gate-fck-3430es2@0µ ti,composite-no-wait-gate-clockÂssi_ssr_gate_fck_3430es2ƒ!Ç|clock-mmchs3-fck@30µti,wait-gate-clock Âmmchs3_fckƒÇÙgpt10_fckµti,composite-clockƒSTgpt11_fckµti,composite-clockƒUVcore_96m_fckµfixed-factor-clockƒWU`Çcore_48m_fckµfixed-factor-clockƒ7U`ÇQcore_12m_fckµfixed-factor-clockƒXU`ÇRcore_l3_ickµfixed-factor-clockƒEU`ÇYclock@a10 ti,clksel µ+clock-sdrc-ick@1µti,wait-gate-clock Âsdrc_ickƒYÇŒclock-mmchs2-ick@25µti,omap3-interface-clock Âmmchs2_ickƒZÇÂclock-mmchs1-ick@24µti,omap3-interface-clock Âmmchs1_ickƒZÇÃclock-hdq-ick@22µti,omap3-interface-clockÂhdq_ickƒZÇÄclock-mcspi4-ick@21µti,omap3-interface-clock Âmcspi4_ickƒZÇÅclock-mcspi3-ick@20µti,omap3-interface-clock Âmcspi3_ickƒZÇÆclock-mcspi2-ick@19µti,omap3-interface-clock Âmcspi2_ickƒZÇÇclock-mcspi1-ick@18µti,omap3-interface-clock Âmcspi1_ickƒZÇÈclock-i2c3-ick@17µti,omap3-interface-clock Âi2c3_ickƒZÇÉclock-i2c2-ick@16µti,omap3-interface-clock Âi2c2_ickƒZÇÊclock-i2c1-ick@15µti,omap3-interface-clock Âi2c1_ickƒZÇËclock-uart2-ick@14µti,omap3-interface-clock Âuart2_ickƒZÇÌclock-uart1-ick@13 µti,omap3-interface-clock Âuart1_ickƒZÇÍclock-gpt11-ick@12 µti,omap3-interface-clock Âgpt11_ickƒZÇÎclock-gpt10-ick@11 µti,omap3-interface-clock Âgpt10_ickƒZÇÏclock-mcbsp5-ick@10 µti,omap3-interface-clock Âmcbsp5_ickƒZÇÐclock-mcbsp1-ick@9 µti,omap3-interface-clock Âmcbsp1_ickƒZÇÑclock-omapctrl-ick@6µti,omap3-interface-clock Âomapctrl_ickƒZÇÒclock-aes2-ick@28µti,omap3-interface-clock Âaes2_ickƒZÇclock-sha12-ick@27µti,omap3-interface-clock Âsha12_ickƒZÇÓclock-icr-ick@29µti,omap3-interface-clockÂicr_ickƒZclock-des2-ick@26µti,omap3-interface-clock Âdes2_ickƒZclock-mspro-ick@23µti,omap3-interface-clock Âmspro_ickƒZclock-mailboxes-ick@7µti,omap3-interface-clockÂmailboxes_ickƒZclock-sad2d-ick@3µti,omap3-interface-clock Âsad2d_ickƒEÇÞclock-hsotgusb-ick-3430es2@4µ"ti,omap3-hsotgusb-interface-clockÂhsotgusb_ick_3430es2ƒYǍclock-ssi-ick-3430es2@0µti,omap3-ssi-interface-clockÂssi_ick_3430es2ƒ[Çøclock-mmchs3-ick@30µti,omap3-interface-clock Âmmchs3_ickƒZÇØgpmc_fckµfixed-factor-clockƒYU`core_l4_ickµfixed-factor-clockƒGU`ÇZclock@e00 ti,clkselµ+clock-dss-tv-fckµti,gate-clock Âdss_tv_fckƒ?&DZclock-dss-96m-fckµti,gate-clock Âdss_96m_fckƒW&Dzclock-dss2-alwon-fckµti,gate-clockÂdss2_alwon_fckƒ &dzclock-dss1-alwon-fck-3430es2@0µti,dss-gate-clockÂdss1_alwon_fck_3430es2ƒ\›Ç´dummy_ckµ fixed-clockclock@c00 ti,clksel µ+clock-gpt1-gate-fck@0µti,composite-gate-clockÂgpt1_gate_fckƒ Ç^clock-gpio1-dbck@3µti,gate-clock Âgpio1_dbckƒ]Ǩclock-wdt2-fck@5µti,wait-gate-clock Âwdt2_fckƒ]Ç©clock-sr1-fck@6µti,wait-gate-clockÂsr1_fckƒ Çûclock-sr2-fck@7µti,wait-gate-clockÂsr2_fckƒ Çúclock-usim-gate-fck@9 µti,composite-gate-clockÂusim_gate_fckƒWÇ€gpt1_fckµti,composite-clockƒ^_Çówkup_32k_fckµfixed-factor-clockƒFU`Ç]clock@c10 ti,clksel µ+clock-wdt2-ick@5µti,omap3-interface-clock Âwdt2_ickƒ`Ǫclock-wdt1-ick@4µti,omap3-interface-clock Âwdt1_ickƒ`Ç«clock-gpio1-ick@3µti,omap3-interface-clock Âgpio1_ickƒ`Ǭclock-omap-32ksync-ick@2µti,omap3-interface-clockÂomap_32ksync_ickƒ`Ç­clock-gpt12-ick@1µti,omap3-interface-clock Âgpt12_ickƒ`Ç®clock-gpt1-ick@0µti,omap3-interface-clock Âgpt1_ickƒ`ǯclock-usim-ick@9 µti,omap3-interface-clock Âusim_ickƒ`Ç°per_96m_fckµfixed-factor-clockƒ0U`Çper_48m_fckµfixed-factor-clockƒ7U`Çaclock@1000 ti,clkselµ+clock-uart3-fck@11 µti,wait-gate-clock Âuart3_fckƒaÇŽclock-gpt2-gate-fck@3µti,composite-gate-clockÂgpt2_gate_fckƒ Çcclock-gpt3-gate-fck@4µti,composite-gate-clockÂgpt3_gate_fckƒ Çeclock-gpt4-gate-fck@5µti,composite-gate-clockÂgpt4_gate_fckƒ Çgclock-gpt5-gate-fck@6µti,composite-gate-clockÂgpt5_gate_fckƒ Çiclock-gpt6-gate-fck@7µti,composite-gate-clockÂgpt6_gate_fckƒ Çkclock-gpt7-gate-fck@8µti,composite-gate-clockÂgpt7_gate_fckƒ Çmclock-gpt8-gate-fck@9 µti,composite-gate-clockÂgpt8_gate_fckƒ Çoclock-gpt9-gate-fck@10 µti,composite-gate-clockÂgpt9_gate_fckƒ Çqclock-gpio6-dbck@17µti,gate-clock Âgpio6_dbckƒbǏclock-gpio5-dbck@16µti,gate-clock Âgpio5_dbckƒbǐclock-gpio4-dbck@15µti,gate-clock Âgpio4_dbckƒbÇ‘clock-gpio3-dbck@14µti,gate-clock Âgpio3_dbckƒbÇ’clock-gpio2-dbck@13 µti,gate-clock Âgpio2_dbckƒbÇ“clock-wdt3-fck@12 µti,wait-gate-clock Âwdt3_fckƒbÇ”clock-mcbsp2-gate-fck@0µti,composite-gate-clockÂmcbsp2_gate_fckƒÇ clock-mcbsp3-gate-fck@1µti,composite-gate-clockÂmcbsp3_gate_fckƒÇclock-mcbsp4-gate-fck@2µti,composite-gate-clockÂmcbsp4_gate_fckƒÇclock@1040 ti,clksel@µ+clock-gpt2-mux-fck@0µti,composite-mux-clock Âgpt2_mux_fckƒF Çdclock-gpt3-mux-fck@1µti,composite-mux-clock Âgpt3_mux_fckƒF Çfclock-gpt4-mux-fck@2µti,composite-mux-clock Âgpt4_mux_fckƒF Çhclock-gpt5-mux-fck@3µti,composite-mux-clock Âgpt5_mux_fckƒF Çjclock-gpt6-mux-fck@4µti,composite-mux-clock Âgpt6_mux_fckƒF Çlclock-gpt7-mux-fck@5µti,composite-mux-clock Âgpt7_mux_fckƒF Çnclock-gpt8-mux-fck@6µti,composite-mux-clock Âgpt8_mux_fckƒF Çpclock-gpt9-mux-fck@7µti,composite-mux-clock Âgpt9_mux_fckƒF Çrgpt2_fckµti,composite-clockƒcdÇôgpt3_fckµti,composite-clockƒefgpt4_fckµti,composite-clockƒghgpt5_fckµti,composite-clockƒijgpt6_fckµti,composite-clockƒklgpt7_fckµti,composite-clockƒmngpt8_fckµti,composite-clockƒopgpt9_fckµti,composite-clockƒqrper_32k_alwon_fckµfixed-factor-clockƒFU`Çbper_l4_ickµfixed-factor-clockƒGU`Çsclock@1010 ti,clkselµ+clock-gpio6-ick@17µti,omap3-interface-clock Âgpio6_ickƒsÇ•clock-gpio5-ick@16µti,omap3-interface-clock Âgpio5_ickƒsÇ–clock-gpio4-ick@15µti,omap3-interface-clock Âgpio4_ickƒsÇ—clock-gpio3-ick@14µti,omap3-interface-clock Âgpio3_ickƒsǘclock-gpio2-ick@13 µti,omap3-interface-clock Âgpio2_ickƒsÇ™clock-wdt3-ick@12 µti,omap3-interface-clock Âwdt3_ickƒsÇšclock-uart3-ick@11 µti,omap3-interface-clock Âuart3_ickƒsÇ›clock-uart4-ick@18µti,omap3-interface-clock Âuart4_ickƒsÇœclock-gpt9-ick@10 µti,omap3-interface-clock Âgpt9_ickƒsǝclock-gpt8-ick@9 µti,omap3-interface-clock Âgpt8_ickƒsÇžclock-gpt7-ick@8µti,omap3-interface-clock Âgpt7_ickƒsÇŸclock-gpt6-ick@7µti,omap3-interface-clock Âgpt6_ickƒsÇ clock-gpt5-ick@6µti,omap3-interface-clock Âgpt5_ickƒsÇ¡clock-gpt4-ick@5µti,omap3-interface-clock Âgpt4_ickƒsÇ¢clock-gpt3-ick@4µti,omap3-interface-clock Âgpt3_ickƒsÇ£clock-gpt2-ick@3µti,omap3-interface-clock Âgpt2_ickƒsǤclock-mcbsp2-ick@0µti,omap3-interface-clock Âmcbsp2_ickƒsÇ¥clock-mcbsp3-ick@1µti,omap3-interface-clock Âmcbsp3_ickƒsǦclock-mcbsp4-ick@2µti,omap3-interface-clock Âmcbsp4_ickƒsǧemu_src_ckµti,clkdm-gate-clockƒtÇ(secure_32k_fckµ fixed-clock€Çugpt12_fckµfixed-factor-clockƒuU`Çõwdt1_fckµfixed-factor-clockƒuU`security_l4_ick2µfixed-factor-clockƒGU`Çvclock@a14 ti,clksel µ+clock-aes1-ick@3µti,omap3-interface-clock Âaes1_ickƒvÇclock-rng-ick@2µti,omap3-interface-clockÂrng_ickƒvÇîclock-sha11-ick@1µti,omap3-interface-clock Âsha11_ickƒvclock-des1-ick@0µti,omap3-interface-clock Âdes1_ickƒvclock-pka-ick@4µti,omap3-interface-clockÂpka_ickƒwclock@f00 ti,clkselµ+clock-cam-mclk@0µti,gate-clock Âcam_mclkƒx›clock-csi2-96m-fck@1µti,gate-clock Âcsi2_96m_fckƒÇÛcam_ick@f10µ!ti,omap3-no-wait-interface-clockƒG&ÇÚsecurity_l3_ickµfixed-factor-clockƒEU`Çwssi_l4_ickµfixed-factor-clockƒGU`Ç[sr_l4_ickµfixed-factor-clockƒGU`dpll2_fck@40µti,divider-clockƒ-&3@>Çydpll2_ck@4µti,omap3-dpll-clockƒ y$@4ÐâêÇzdpll2_m2_ck@44µti,divider-clockƒz3D>Ç{iva2_ck@0µti,wait-gate-clockƒ{&ÇÜclock@a18 ti,clksel µþ+clock-mad2d-ick@3µti,omap3-interface-clock Âmad2d_ickƒEÇßclock-usbtll-ick@2µti,omap3-interface-clock Âusbtll_ickƒZÇ×ssi_ssr_fck_3430es2µti,composite-clockƒ|}Ç~ssi_sst_fck_3430es2µfixed-factor-clockƒ~U`Ç÷sys_d2_ckµfixed-factor-clockƒ U`ÇHomap_96m_d2_fckµfixed-factor-clockƒWU`ÇIomap_96m_d4_fckµfixed-factor-clockƒWU`ÇJomap_96m_d8_fckµfixed-factor-clockƒWU`ÇKomap_96m_d10_fckµfixed-factor-clockƒWU` ÇLdpll5_m2_d4_ckµfixed-factor-clockƒU`ÇMdpll5_m2_d8_ckµfixed-factor-clockƒU`ÇNdpll5_m2_d16_ckµfixed-factor-clockƒU`ÇOdpll5_m2_d20_ckµfixed-factor-clockƒU`ÇPusim_fckµti,composite-clockƒ€dpll5_ck@d04µti,omap3-dpll-clockƒ   $ L 4ÐâÇ‚dpll5_m2_ck@d50µti,divider-clockƒ‚3 P>Çsgx_gate_fck@b00µti,composite-gate-clockƒ-& ÇŠcore_d3_ckµfixed-factor-clockƒ-U`ǃcore_d4_ckµfixed-factor-clockƒ-U`Ç„core_d6_ckµfixed-factor-clockƒ-U`Ç…omap_192m_alwon_fckµfixed-factor-clockƒ$U`džcore_d2_ckµfixed-factor-clockƒ-U`LJsgx_mux_fck@b40µti,composite-mux-clock ƒƒ„…1†‡ˆ‰ @Ç‹sgx_fckµti,composite-clockƒŠ‹Çüsgx_ick@b10µti,wait-gate-clockƒE &Çàcpefuse_fck@a08µti,gate-clockƒ  &ÇÔts_fck@a08µti,gate-clockƒF &ÇÕusbtll_fck@a08µti,wait-gate-clockƒ &ÇÖdss_ick_3430es2@e10µti,omap3-dss-interface-clockƒG&ǵusbhost_120m_fck@1400µti,gate-clockƒ&Çáusbhost_48m_fck@1400µti,dss-gate-clockƒ7&Çâusbhost_ick@1410µti,omap3-dss-interface-clockƒG&Çãclockdomainscore_l3_clkdmti,clockdomainƒŒdpll3_clkdmti,clockdomainƒdpll1_clkdmti,clockdomainƒper_clkdmti,clockdomainhƒŽ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§emu_clkdmti,clockdomainƒ(dpll4_clkdmti,clockdomainƒwkup_clkdmti,clockdomain$ƒ¨©ª«¬­®¯°dss_clkdmti,clockdomainƒ±²³´µcore_l4_clkdmti,clockdomain”ƒ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙcam_clkdmti,clockdomainƒÚÛiva2_clkdmti,clockdomainƒÜdpll2_clkdmti,clockdomainƒzd2d_clkdmti,clockdomain ƒÝÞßdpll5_clkdmti,clockdomainƒ‚sgx_clkdmti,clockdomainƒàusbhost_clkdmti,clockdomain ƒáâãtarget-module@48320000ti,sysc-omap2ti,syscH2H2 Õrevsyscìƒ]­Šfckick+ äH2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc úH Çtarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(Õrevsyscsyssß#   ìúƒYŠick+ äH`dma-controller@0ti,omap3430-sdmati,omap-sdmaÏ $ 1`Çgpio@48310000ti,omap3-gpioH1ÏÚgpio1>P` úgpio@49050000ti,omap3-gpioIÏÚgpio2P` úgpio@49052000ti,omap3-gpioI ÏÚgpio3P` úgpio@49054000ti,omap3-gpioI@Ï Úgpio4P` úgpio@49056000ti,omap3-gpioI`Ï!Úgpio5P` úgpio@49058000ti,omap3-gpioI€Ï"Úgpio6P` úserial@4806a000ti,omap3-uartH  lH12 txrxÚuart1Ülserial@4806c000ti,omap3-uartHÀlI34 txrxÚuart2Ülserial@49020000ti,omap3-uartIlJ56 txrxÚuart3Üli2c@48070000 ti,omap3-i2cH€Ï8+Úi2c1'¬@twl@48HÏ ti,twl4030 ú€defaultŽäårtcti,twl4030-rtcÏ bciti,twl4030-bciÏ ˜æ¦ç ²vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1… 'À regulator-vdacti,twl4030-vdac…w@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1…:0°Çëregulator-vmmc2ti,twl4030-vmmc2…:0°regulator-vusb1v5ti,twl4030-vusb1v5Çèregulator-vusb1v8ti,twl4030-vusb1v8Çéregulator-vusb3v1ti,twl4030-vusb3v1Çæregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2…w@w@regulator-vsimti,twl4030-vsim…w@-ÆÀÇìgpioti,twl4030-gpioP` útwl4030-usbti,twl4030-usbÏ ÃèÑéßæíöpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonÏkeypadti,twl4030-keypadÏ madcti,twl4030-madcÏ/Ççi2c@48072000 ti,omap3-i2cH €Ï9+Úi2c2i2c@48060000 ti,omap3-i2cH€Ï=+Úi2c3mailbox@48094000ti,omap3-mailboxÚmailboxH @ÏAM_mbox-dsp q |spi@48098000ti,omap2-mcspiH €ÏA+Úmcspi1‡@#$%&'()*  tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH  ÏB+Úmcspi2‡ +,-. tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH €Ï[+Úmcspi3‡  tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH  Ï0+Úmcspi4‡FG tx0rx01w@480b2000 ti,omap3-1wH Ï:Úhdq1wmmc@4809c000ti,omap3-hsmmcH ÀÏSÚmmc1•=> txrx¢ê¯ë»ìÈmmc@480b4000ti,omap3-hsmmcH @ÏVÚmmc2/0 txrx Òdisabledmmc@480ad000ti,omap3-hsmmcH ÐÏ^Úmmc3MN txrx Òdisabledmmu@480bd400Ùti,omap2-iommuH Ô€ÏÚmmu_ispæÇùmmu@5d000000Ùti,omap2-iommu]€ÏÚmmu_iva Òdisabledwdt@48314000 ti,omap3-wdtH1@€ Úwd_timer2mcbsp@48074000ti,omap3-mcbspH@ÿÕmpu Ï;<� öcommontxrx€Úmcbsp1  txrxƒíŠfck Òdisabledtarget-module@480a0000ti,sysc-omap2ti,syscH <�H @H DÕrevsyscsyssßìúƒîŠick+ äH rng@0 ti,omap2-rng Ï4mcbsp@49022000ti,omap3-mcbspI ÿI€ÿ ÕmpusidetoneÏ>?öcommontxrxsidetoneÚmcbsp2mcbsp2_sidetone!" txrxƒï¥Šfckick Òdisabledmcbsp@49024000ti,omap3-mcbspI@ÿI ÿ ÕmpusidetoneÏYZöcommontxrxsidetone€Úmcbsp3mcbsp3_sidetone txrxƒð¦Šfckick Òdisabledmcbsp@49026000ti,omap3-mcbspI`ÿÕmpu Ï67 öcommontxrx€Úmcbsp4 txrxƒñŠfck Òdisabledmcbsp@48096000ti,omap3-mcbspH `ÿÕmpu ÏQR öcommontxrx€Úmcbsp5 txrxƒòŠfck Òdisabledsham@480c3000ti,omap3-shamÚshamH 0dÏ1E rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1€H1€H1€Õrevsyscsyssß' ìúƒó¯Šfckick+ äH1€&:timer@0ti,omap3430-timer€ƒóŠfckÏ%ETódFtarget-module@49032000ti,sysc-omap2-timerti,syscI I I Õrevsyscsyssß' ìúƒô¤Šfckick+ äI timer@0ti,omap3430-timerÏ&timer@49034000ti,omap3430-timerI@Ï'Útimer3timer@49036000ti,omap3430-timerI`Ï(Útimer4timer@49038000ti,omap3430-timerI€Ï)Útimer5{timer@4903a000ti,omap3430-timerI Ï*Útimer6{timer@4903c000ti,omap3430-timerIÀÏ+Útimer7{timer@4903e000ti,omap3430-timerIàÏ,Útimer8ˆ{timer@49040000ti,omap3430-timerIÏ-Útimer9ˆtimer@48086000ti,omap3430-timerH`Ï.Útimer10ˆtimer@48088000ti,omap3430-timerH€Ï/Útimer11ˆtarget-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@Õrevsyscsyssß' ìúƒõ®Šfckick+ äH0@timer@0ti,omap3430-timerÏ_E•usbhstll@48062000 ti,usbhs-tllH ÏN Úusb_tll_hsusbhshost@48064000ti,usbhs-hostH@ Úusb_host_hs+äohci@48064400ti,ohci-omap3HDÏL¥ehci@48064800 ti,ehci-omapHHÏMgpmc@6e000000ti,omap3430-gpmcÚgpmcnÐÏ rxtx½É+ úP`0ä( Çönor@0,0 cfi-flashÛintel,pf48f6000m0y1be+ êõº'º9 H0[0n6|¨‹6™¨¨º¹ºÊrÙó  $Z<�ºNhpartition@0‚bootloader-norpartition@40000 ‚params-norpartition@80000 ‚kernel-nor partition@280000‚filesystem-nor$Ønand@1,0ti,omap2-nand  öÏÛmicron,mt29f1g08abb+ˆsw˜$'$9H[$n|0‹™¨H¹HÊ6<�partition@0 ‚xloader-nandpartition@80000‚bootloader-nandpartition@1c0000 ‚params-nand partition@280000 ‚kernel-nand(Ppartition@780000‚filesystem-nandxˆonenand@2,0Ûsamsung,kfm2g16q2m-deb8+ti,omap2-onenand §õT'H9H[n|T‹™*¨l¹`ÊN$partition@0‚xloader-onenandpartition@80000‚bootloader-onenandpartition@c0000‚params-onenand partition@e0000‚kernel-onenand partition@2e0000‚filesystem-onenand.Òtarget-module@480ab000ti,sysc-omap2ti,syscH ´H ´H ´Õrevsyscsyssß   ìúŠfck+ äH °ƒusb@0ti,omap3-musbÏ\]ömcdma¹ÄÌ dss@48050000 ti,omap3-dssH Òdisabled Údss_coreƒ´Šfck+ädispc@48050400ti,omap3-dispcHÏ Údss_dispcƒ´Šfckencoder@4804fc00 ti,omap3-dsiHüHþ@Hÿ ÕprotophypllÏ Òdisabled Údss_dsi1ƒ´³ Šfcksys_clk+encoder@48050800ti,omap3-rfbiH Òdisabled Údss_rfbiƒ´µŠfckickencoder@48050c00ti,omap3-vencH  Òdisabled Údss_vencƒ±Šfckssi-controller@48058000 ti,omap3-ssiÚssiÒokayH€HÕsysgddÏGögdd_mpu+ä ƒ~÷ø Šssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH H¨ÕtxrxÏCDssi-port@4805b000ti,omap3-ssi-portH°H¸ÕtxrxÏEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%Ø$+ëú  >ÿisp@480bc000 ti,omap3-ispH ÀüH Ø|ÏÕùolܵports+bandgap@48002524H%$ti,omap34xx-bandgapèÇýtarget-module@480cb000ti,sysc-omap3430-srti,syscÚsmartreflex_coreH °$Õsysc߃úŠfck+ äH °smartreflex@0ti,omap3-smartreflex-coreÏtarget-module@480c9000ti,sysc-omap3430-srti,syscÚsmartreflex_mpu_ivaH $Õsysc߃ûŠfck+ äH smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaÏtarget-module@50000000ti,sysc-omap2ti,syscPÕrevƒüàŠfckick+ äPgpu@0#ti,omap3430-gpuimg,powervr-sgx530Ïopp-tableoperating-points-v2-ti-cpuoÇopp-125000000þsY@ à˜à˜à˜ÿÿÿÿopp-250000000þæ²€ g8g8g8ÿÿÿÿ$opp-500000000þÍe O€O€O€ÿÿÿÿopp-550000000þ ÈU€ txtxtxÿÿÿÿopp-600000000þ#ÃF ™p™p™pÿÿÿÿopp-720000000þ*êT ™p™p™pÿÿÿÿ0thermal-zonescpu-thermal;úQè_N lýtripscpu_alert|8€ˆÐzpassiveÇþcpu_crit|_ˆÐ zcriticalcooling-mapsmap0“þ ˜ÿÿÿÿÿÿÿÿÿmemory@80000000smemory€ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinslinux,mtd-namebank-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenlabelti,nand-ecc-optnand-bus-widthgpmc,device-widthmultipointnum-epsram-bitsiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-device