Ð þí8„( ûLRcompulab,omap3-sbc-t3530compulab,omap3-cm-t3530ti,omap3430ti,omap34xxti,omap3 +!7CompuLab SBC-T3530 with CM-T3530chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/dvi-connector|/svideo-connectorcpus+cpu@0arm,cortex-a8…cpu‘•œcpu¨“à¶ÊÙåpmu@54000000arm,cortex-a8-pmu‘T€íødebugsssocti,omap-inframpu ti,omap3-mpuømpuiva ti,iva2.2øivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus‘hí +øl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus‘ +  pinmux@30 ti,omap3-padconfpinctrl-single‘08+ )>\ÿydefault‡uart3-pins‘npåæmmc1-pins0‘åôgreen-led-pins‘²ådss-dpi-common-pins°‘¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚådss-dpi-cm-t35x-pins0‘¬®°²´¶åads7846-pins‘Šåðmcspi1-pins ‘˜šœžåïi2c1-pins‘ŠŒåçmcbsp2-pins ‘ åüsmsc1-pins‘ˆjåhsusb0-pins`‘rtvxz|~€‚„†ˆå twl4030-pins‘°Aåèmmc2-pinsP‘(*,.02468:å÷smsc2-pins‘†¢å tfp410-pins‘„å!i2c3-pins‘’”åîsb-t35-audio-amp-pins‘˜å%sb-t35-usb-hub-pins‘åscm_conf@270sysconsimple-bus‘p0+ p0åpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap‘°¥pbias_mmc_omap2430¬pbias_mmc_omap2430»w@Ó-ÆÀåóclocks+clock@68 ti,clksel‘hë+clock-mcbsp5-mux-fck@4‘ëti,composite-mux-clockømcbsp5_mux_fck•å clock-mcbsp3-mux-fck@0‘ëti,composite-mux-clockømcbsp3_mux_fck• åclock-mcbsp4-mux-fck@2‘ëti,composite-mux-clockømcbsp4_mux_fck• åmcbsp5_fckëti,composite-clock• åÿclock@4 ti,clksel‘ë+clock-mcbsp1-mux-fck@2‘ëti,composite-mux-clockømcbsp1_mux_fck•å clock-mcbsp2-mux-fck@6‘ëti,composite-mux-clockømcbsp2_mux_fck• åmcbsp1_fckëti,composite-clock• åùmcbsp2_fckëti,composite-clock•åûmcbsp3_fckëti,composite-clock•åýmcbsp4_fckëti,composite-clock•åþclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single‘ \+ )>\ÿtwl4030-vpins-pins ‘åétarget-module@480a6000ti,sysc-omap2ti,sysc‘H `DH `HH `L revsyscsyss "0•œick+ H ` aes1@0 ti,omap3-aes‘Pí=  Btxrxtarget-module@480c5000ti,sysc-omap2ti,sysc‘H PDH PHH PL revsyscsyss "0•œick+ H P aes2@0 ti,omap3-aes‘Pí=ABBtxrxprm@48306000 ti,omap3-prm‘H0`@í clocks+virt_16_8m_ckë fixed-clockLYåosc_sys_ck@d40ë ti,mux-clock•‘ @åsys_ck@1270ëti,divider-clock•\i‘ptå"sys_clkout1@d70ëti,gate-clock•‘ p\dpll3_x2_ckëfixed-factor-clock•‹–dpll3_m2x2_ckëfixed-factor-clock•‹–å!dpll4_x2_ckëfixed-factor-clock• ‹–corex2_fckëfixed-factor-clock•!‹–å#wkup_l4_ickëfixed-factor-clock•"‹–åbcorex2_d3_fckëfixed-factor-clock•#‹–åŠcorex2_d5_fckëfixed-factor-clock•#‹–å‹clockdomainscm@48004000 ti,omap3-cm‘H@@clocks+dummy_apb_pclkë fixed-clockLomap_32k_fckë fixed-clockL€åHvirt_12m_ckë fixed-clockL·åvirt_13m_ckë fixed-clockLÆ]@åvirt_19200000_ckë fixed-clockL$øåvirt_26000000_ckë fixed-clockLŒº€åvirt_38_4m_ckë fixed-clockLIðådpll4_ck@d00ëti,omap3-dpll-per-clock•""‘ D 0å dpll4_m2_ck@d48ëti,divider-clock• i?‘ Htå$dpll4_m2x2_mul_ckëfixed-factor-clock•$‹–å%dpll4_m2x2_ck@d00ëti,gate-clock•%\‘  å&omap_96m_alwon_fckëfixed-factor-clock•&‹–å2dpll3_ck@d00ëti,omap3-dpll-core-clock•""‘ @ 0åclock@1140 ti,clksel‘@ë+clock-dpll3-m3@16‘ëti,divider-clock ødpll3_m3_ck•itå,clock-dpll4-m6@24‘ëti,divider-clock ødpll4_m6_ck• i?tå>clock-emu-src-mux@0‘ë ti,mux-clockøemu_src_mux_ck•"'()åvclock-pclk-fck@8‘ëti,divider-clock øpclk_fck•*itclock-pclkx2-fck@6‘ëti,divider-clock øpclkx2_fck•*itclock-atclk-fck@4‘ëti,divider-clock øatclk_fck•*itclock-traceclk-src-fck@2‘ë ti,mux-clockøtraceclk_src_fck•"'()å+clock-traceclk-fck@11‘ ëti,divider-clock øtraceclk_fck•+itdpll3_m3x2_mul_ckëfixed-factor-clock•,‹–å-dpll3_m3x2_ck@d00ëti,gate-clock•-\ ‘  å.emu_core_alwon_ckëfixed-factor-clock•.‹–å'sys_altclkë fixed-clockLå5mcbsp_clksë fixed-clockLåcore_ckëfixed-factor-clock•‹–å/dpll1_fck@940ëti,divider-clock•/\i‘ @tå0dpll1_ck@904ëti,omap3-dpll-clock•"0‘  $ @ 4ådpll1_x2_ckëfixed-factor-clock•‹–å1dpll1_x2m2_ck@944ëti,divider-clock•1i‘ DtåEcm_96m_fckëfixed-factor-clock•2‹–å3clock@d40 ti,clksel‘ @ë+clock-dpll3-m2@27‘ëti,divider-clock ødpll3_m2_ck•itåclock-omap-96m-fck@6‘ë ti,mux-clock øomap_96m_fck•3"åYclock-omap-54m-fck@5‘ë ti,mux-clock øomap_54m_fck•45åAclock-omap-48m-fck@3‘ë ti,mux-clock øomap_48m_fck•65å9clock@e40 ti,clksel‘@ë+clock-dpll4-m3@8‘ëti,divider-clock ødpll4_m3_ck• i tå7clock-dpll4-m4@0‘ëti,divider-clock ødpll4_m4_ck• itå:dpll4_m3x2_mul_ckëfixed-factor-clock•7‹–å8dpll4_m3x2_ck@d00ëti,gate-clock•8\‘  å4cm_96m_d2_fckëfixed-factor-clock•3‹–å6omap_12m_fckëfixed-factor-clock•9‹–åZdpll4_m4x2_mul_ckëti,fixed-factor-clock•:¶ÄÑå;dpll4_m4x2_ck@d00ëti,gate-clock•;\‘  Ñå^dpll4_m5_ck@f40ëti,divider-clock• i?‘@tå<�dpll4_m5x2_mul_ckëti,fixed-factor-clock•<�¶ÄÑå=dpll4_m5x2_ck@d00ëti,gate-clock•=\‘  Ñåzdpll4_m6x2_mul_ckëfixed-factor-clock•>‹–å?dpll4_m6x2_ck@d00ëti,gate-clock•?\‘  å@emu_per_alwon_ckëfixed-factor-clock•@‹–å(clock@d70 ti,clksel‘ pë+clock-clkout2-src-gate@7‘ë ti,composite-no-wait-gate-clockøclkout2_src_gate_ck•/åCclock-clkout2-src-mux@0‘ëti,composite-mux-clockøclkout2_src_mux_ck•/"3AåDclock-sys-clkout2@3‘ëti,divider-clock øsys_clkout2•Bi@äclkout2_src_ckëti,composite-clock•CDåBmpu_ckëfixed-factor-clock•E‹–åFarm_fck@924ëti,divider-clock•F‘ $iemu_mpu_alwon_ckëfixed-factor-clock•F‹–å)clock@a40 ti,clksel‘ @ë+clock-l3-ick@0‘ëti,divider-clockøl3_ick•/itåGclock-l4-ick@2‘ëti,divider-clockøl4_ick•GitåIclock-gpt10-mux-fck@6‘ëti,composite-mux-clockøgpt10_mux_fck•H"åVclock-gpt11-mux-fck@7‘ëti,composite-mux-clockøgpt11_mux_fck•H"åXclock-ssi-ssr-div-fck-3430es2@8‘ëti,composite-divider-clockøssi_ssr_div_fck_3430es2•#$úåclock@c40 ti,clksel‘ @ë+clock-rm-ick@1‘ëti,divider-clockørm_ick•Iitclock-gpt1-mux-fck@0‘ëti,composite-mux-clock øgpt1_mux_fck•H"åaclock-usim-mux-fck@3‘ëti,composite-mux-clock øusim_mux_fck(•"JKLMNOPQRtåƒclock@a00 ti,clksel‘ ë+clock-gpt10-gate-fck@11‘ ëti,composite-gate-clockøgpt10_gate_fck•"åUclock-gpt11-gate-fck@12‘ ëti,composite-gate-clockøgpt11_gate_fck•"åWclock-mmchs2-fck@25‘ëti,wait-gate-clock ømmchs2_fck•å¸clock-mmchs1-fck@24‘ëti,wait-gate-clock ømmchs1_fck•å¹clock-i2c3-fck@17‘ëti,wait-gate-clock øi2c3_fck•åºclock-i2c2-fck@16‘ëti,wait-gate-clock øi2c2_fck•å»clock-i2c1-fck@15‘ëti,wait-gate-clock øi2c1_fck•å¼clock-mcbsp5-gate-fck@10‘ ëti,composite-gate-clockømcbsp5_gate_fck•å clock-mcbsp1-gate-fck@9‘ ëti,composite-gate-clockømcbsp1_gate_fck•å clock-mcspi4-fck@21‘ëti,wait-gate-clock ømcspi4_fck•Så½clock-mcspi3-fck@20‘ëti,wait-gate-clock ømcspi3_fck•Så¾clock-mcspi2-fck@19‘ëti,wait-gate-clock ømcspi2_fck•Så¿clock-mcspi1-fck@18‘ëti,wait-gate-clock ømcspi1_fck•SåÀclock-uart2-fck@14‘ëti,wait-gate-clock øuart2_fck•SåÁclock-uart1-fck@13‘ ëti,wait-gate-clock øuart1_fck•SåÂclock-hdq-fck@22‘ëti,wait-gate-clockøhdq_fck•TåÃclock-modem-fck@31‘ëti,omap3-interface-clock ømodem_fck•"åßclock-mspro-fck@23‘ëti,wait-gate-clock ømspro_fck•clock-ssi-ssr-gate-fck-3430es2@0‘ë ti,composite-no-wait-gate-clockøssi_ssr_gate_fck_3430es2•#å~clock-mmchs3-fck@30‘ëti,wait-gate-clock ømmchs3_fck•åÛgpt10_fckëti,composite-clock•UVgpt11_fckëti,composite-clock•WXcore_96m_fckëfixed-factor-clock•Y‹–åcore_48m_fckëfixed-factor-clock•9‹–åScore_12m_fckëfixed-factor-clock•Z‹–åTcore_l3_ickëfixed-factor-clock•G‹–å[clock@a10 ti,clksel‘ ë+clock-sdrc-ick@1‘ëti,wait-gate-clock øsdrc_ick•[åŽclock-mmchs2-ick@25‘ëti,omap3-interface-clock ømmchs2_ick•\åÄclock-mmchs1-ick@24‘ëti,omap3-interface-clock ømmchs1_ick•\åÅclock-hdq-ick@22‘ëti,omap3-interface-clockøhdq_ick•\åÆclock-mcspi4-ick@21‘ëti,omap3-interface-clock ømcspi4_ick•\åÇclock-mcspi3-ick@20‘ëti,omap3-interface-clock ømcspi3_ick•\åÈclock-mcspi2-ick@19‘ëti,omap3-interface-clock ømcspi2_ick•\åÉclock-mcspi1-ick@18‘ëti,omap3-interface-clock ømcspi1_ick•\åÊclock-i2c3-ick@17‘ëti,omap3-interface-clock øi2c3_ick•\åËclock-i2c2-ick@16‘ëti,omap3-interface-clock øi2c2_ick•\åÌclock-i2c1-ick@15‘ëti,omap3-interface-clock øi2c1_ick•\åÍclock-uart2-ick@14‘ëti,omap3-interface-clock øuart2_ick•\åÎclock-uart1-ick@13‘ ëti,omap3-interface-clock øuart1_ick•\åÏclock-gpt11-ick@12‘ ëti,omap3-interface-clock øgpt11_ick•\åÐclock-gpt10-ick@11‘ ëti,omap3-interface-clock øgpt10_ick•\åÑclock-mcbsp5-ick@10‘ ëti,omap3-interface-clock ømcbsp5_ick•\åÒclock-mcbsp1-ick@9‘ ëti,omap3-interface-clock ømcbsp1_ick•\åÓclock-omapctrl-ick@6‘ëti,omap3-interface-clock øomapctrl_ick•\åÔclock-aes2-ick@28‘ëti,omap3-interface-clock øaes2_ick•\åclock-sha12-ick@27‘ëti,omap3-interface-clock øsha12_ick•\åÕclock-icr-ick@29‘ëti,omap3-interface-clockøicr_ick•\clock-des2-ick@26‘ëti,omap3-interface-clock ødes2_ick•\clock-mspro-ick@23‘ëti,omap3-interface-clock ømspro_ick•\clock-mailboxes-ick@7‘ëti,omap3-interface-clockømailboxes_ick•\clock-sad2d-ick@3‘ëti,omap3-interface-clock øsad2d_ick•Gåàclock-hsotgusb-ick-3430es2@4‘ë"ti,omap3-hsotgusb-interface-clockøhsotgusb_ick_3430es2•[åclock-ssi-ick-3430es2@0‘ëti,omap3-ssi-interface-clockøssi_ick_3430es2•]åclock-mmchs3-ick@30‘ëti,omap3-interface-clock ømmchs3_ick•\åÚgpmc_fckëfixed-factor-clock•[‹–core_l4_ickëfixed-factor-clock•I‹–å\clock@e00 ti,clksel‘ë+clock-dss-tv-fckëti,gate-clock ødss_tv_fck•A\å³clock-dss-96m-fckëti,gate-clock ødss_96m_fck•Y\å´clock-dss2-alwon-fckëti,gate-clockødss2_alwon_fck•"\åµclock-dss1-alwon-fck-3430es2@0‘ëti,dss-gate-clockødss1_alwon_fck_3430es2•^Ñå¶dummy_ckë fixed-clockLclock@c00 ti,clksel‘ ë+clock-gpt1-gate-fck@0‘ëti,composite-gate-clockøgpt1_gate_fck•"å`clock-gpio1-dbck@3‘ëti,gate-clock øgpio1_dbck•_åªclock-wdt2-fck@5‘ëti,wait-gate-clock øwdt2_fck•_å«clock-sr1-fck@6‘ëti,wait-gate-clockøsr1_fck•"åclock-sr2-fck@7‘ëti,wait-gate-clockøsr2_fck•"åclock-usim-gate-fck@9‘ ëti,composite-gate-clockøusim_gate_fck•Yå‚gpt1_fckëti,composite-clock•`aåwkup_32k_fckëfixed-factor-clock•H‹–å_clock@c10 ti,clksel‘ ë+clock-wdt2-ick@5‘ëti,omap3-interface-clock øwdt2_ick•bå¬clock-wdt1-ick@4‘ëti,omap3-interface-clock øwdt1_ick•bå­clock-gpio1-ick@3‘ëti,omap3-interface-clock øgpio1_ick•bå®clock-omap-32ksync-ick@2‘ëti,omap3-interface-clockøomap_32ksync_ick•bå¯clock-gpt12-ick@1‘ëti,omap3-interface-clock øgpt12_ick•bå°clock-gpt1-ick@0‘ëti,omap3-interface-clock øgpt1_ick•bå±clock-usim-ick@9‘ ëti,omap3-interface-clock øusim_ick•bå²per_96m_fckëfixed-factor-clock•2‹–å per_48m_fckëfixed-factor-clock•9‹–åcclock@1000 ti,clksel‘ë+clock-uart3-fck@11‘ ëti,wait-gate-clock øuart3_fck•cåclock-gpt2-gate-fck@3‘ëti,composite-gate-clockøgpt2_gate_fck•"åeclock-gpt3-gate-fck@4‘ëti,composite-gate-clockøgpt3_gate_fck•"ågclock-gpt4-gate-fck@5‘ëti,composite-gate-clockøgpt4_gate_fck•"åiclock-gpt5-gate-fck@6‘ëti,composite-gate-clockøgpt5_gate_fck•"åkclock-gpt6-gate-fck@7‘ëti,composite-gate-clockøgpt6_gate_fck•"åmclock-gpt7-gate-fck@8‘ëti,composite-gate-clockøgpt7_gate_fck•"åoclock-gpt8-gate-fck@9‘ ëti,composite-gate-clockøgpt8_gate_fck•"åqclock-gpt9-gate-fck@10‘ ëti,composite-gate-clockøgpt9_gate_fck•"åsclock-gpio6-dbck@17‘ëti,gate-clock øgpio6_dbck•då‘clock-gpio5-dbck@16‘ëti,gate-clock øgpio5_dbck•då’clock-gpio4-dbck@15‘ëti,gate-clock øgpio4_dbck•då“clock-gpio3-dbck@14‘ëti,gate-clock øgpio3_dbck•då”clock-gpio2-dbck@13‘ ëti,gate-clock øgpio2_dbck•då•clock-wdt3-fck@12‘ ëti,wait-gate-clock øwdt3_fck•då–clock-mcbsp2-gate-fck@0‘ëti,composite-gate-clockømcbsp2_gate_fck•åclock-mcbsp3-gate-fck@1‘ëti,composite-gate-clockømcbsp3_gate_fck•åclock-mcbsp4-gate-fck@2‘ëti,composite-gate-clockømcbsp4_gate_fck•åclock@1040 ti,clksel‘@ë+clock-gpt2-mux-fck@0‘ëti,composite-mux-clock øgpt2_mux_fck•H"åfclock-gpt3-mux-fck@1‘ëti,composite-mux-clock øgpt3_mux_fck•H"åhclock-gpt4-mux-fck@2‘ëti,composite-mux-clock øgpt4_mux_fck•H"åjclock-gpt5-mux-fck@3‘ëti,composite-mux-clock øgpt5_mux_fck•H"ålclock-gpt6-mux-fck@4‘ëti,composite-mux-clock øgpt6_mux_fck•H"ånclock-gpt7-mux-fck@5‘ëti,composite-mux-clock øgpt7_mux_fck•H"åpclock-gpt8-mux-fck@6‘ëti,composite-mux-clock øgpt8_mux_fck•H"årclock-gpt9-mux-fck@7‘ëti,composite-mux-clock øgpt9_mux_fck•H"åtgpt2_fckëti,composite-clock•efågpt3_fckëti,composite-clock•ghgpt4_fckëti,composite-clock•ijgpt5_fckëti,composite-clock•klgpt6_fckëti,composite-clock•mngpt7_fckëti,composite-clock•opgpt8_fckëti,composite-clock•qrgpt9_fckëti,composite-clock•stper_32k_alwon_fckëfixed-factor-clock•H‹–ådper_l4_ickëfixed-factor-clock•I‹–åuclock@1010 ti,clksel‘ë+clock-gpio6-ick@17‘ëti,omap3-interface-clock øgpio6_ick•uå—clock-gpio5-ick@16‘ëti,omap3-interface-clock øgpio5_ick•uå˜clock-gpio4-ick@15‘ëti,omap3-interface-clock øgpio4_ick•uå™clock-gpio3-ick@14‘ëti,omap3-interface-clock øgpio3_ick•uåšclock-gpio2-ick@13‘ ëti,omap3-interface-clock øgpio2_ick•uå›clock-wdt3-ick@12‘ ëti,omap3-interface-clock øwdt3_ick•uåœclock-uart3-ick@11‘ ëti,omap3-interface-clock øuart3_ick•uåclock-uart4-ick@18‘ëti,omap3-interface-clock øuart4_ick•uåžclock-gpt9-ick@10‘ ëti,omap3-interface-clock øgpt9_ick•uåŸclock-gpt8-ick@9‘ ëti,omap3-interface-clock øgpt8_ick•uå clock-gpt7-ick@8‘ëti,omap3-interface-clock øgpt7_ick•uå¡clock-gpt6-ick@7‘ëti,omap3-interface-clock øgpt6_ick•uå¢clock-gpt5-ick@6‘ëti,omap3-interface-clock øgpt5_ick•uå£clock-gpt4-ick@5‘ëti,omap3-interface-clock øgpt4_ick•uå¤clock-gpt3-ick@4‘ëti,omap3-interface-clock øgpt3_ick•uå¥clock-gpt2-ick@3‘ëti,omap3-interface-clock øgpt2_ick•uå¦clock-mcbsp2-ick@0‘ëti,omap3-interface-clock ømcbsp2_ick•uå§clock-mcbsp3-ick@1‘ëti,omap3-interface-clock ømcbsp3_ick•uå¨clock-mcbsp4-ick@2‘ëti,omap3-interface-clock ømcbsp4_ick•uå©emu_src_ckëti,clkdm-gate-clock•vå*secure_32k_fckë fixed-clockL€åwgpt12_fckëfixed-factor-clock•w‹–åwdt1_fckëfixed-factor-clock•w‹–security_l4_ick2ëfixed-factor-clock•I‹–åxclock@a14 ti,clksel‘ ë+clock-aes1-ick@3‘ëti,omap3-interface-clock øaes1_ick•xåclock-rng-ick@2‘ëti,omap3-interface-clockørng_ick•xåúclock-sha11-ick@1‘ëti,omap3-interface-clock øsha11_ick•xclock-des1-ick@0‘ëti,omap3-interface-clock ødes1_ick•xclock-pka-ick@4‘ëti,omap3-interface-clockøpka_ick•yclock@f00 ti,clksel‘ë+clock-cam-mclk@0‘ëti,gate-clock øcam_mclk•zÑclock-csi2-96m-fck@1‘ëti,gate-clock øcsi2_96m_fck•åÝcam_ick@f10ë!ti,omap3-no-wait-interface-clock•I‘\åÜsecurity_l3_ickëfixed-factor-clock•G‹–åyssi_l4_ickëfixed-factor-clock•I‹–å]sr_l4_ickëfixed-factor-clock•I‹–dpll2_fck@40ëti,divider-clock•/\i‘@tå{dpll2_ck@4ëti,omap3-dpll-clock•"{‘$@4 å|dpll2_m2_ck@44ëti,divider-clock•|i‘Dtå}iva2_ck@0ëti,wait-gate-clock•}‘\åÞclock@a18 ti,clksel‘ ë4+clock-mad2d-ick@3‘ëti,omap3-interface-clock ømad2d_ick•Gåáclock-usbtll-ick@2‘ëti,omap3-interface-clock øusbtll_ick•\åÙssi_ssr_fck_3430es2ëti,composite-clock•~å€ssi_sst_fck_3430es2ëfixed-factor-clock•€‹–åsys_d2_ckëfixed-factor-clock•"‹–åJomap_96m_d2_fckëfixed-factor-clock•Y‹–åKomap_96m_d4_fckëfixed-factor-clock•Y‹–åLomap_96m_d8_fckëfixed-factor-clock•Y‹–åMomap_96m_d10_fckëfixed-factor-clock•Y‹– åNdpll5_m2_d4_ckëfixed-factor-clock•‹–åOdpll5_m2_d8_ckëfixed-factor-clock•‹–åPdpll5_m2_d16_ckëfixed-factor-clock•‹–åQdpll5_m2_d20_ckëfixed-factor-clock•‹–åRusim_fckëti,composite-clock•‚ƒdpll5_ck@d04ëti,omap3-dpll-clock•""‘  $ L 4å„dpll5_m2_ck@d50ëti,divider-clock•„i‘ Ptåsgx_gate_fck@b00ëti,composite-gate-clock•/\‘ åŒcore_d3_ckëfixed-factor-clock•/‹–å…core_d4_ckëfixed-factor-clock•/‹–å†core_d6_ckëfixed-factor-clock•/‹–å‡omap_192m_alwon_fckëfixed-factor-clock•&‹–åˆcore_d2_ckëfixed-factor-clock•/‹–å‰sgx_mux_fck@b40ëti,composite-mux-clock •…†‡3ˆ‰Š‹‘ @åsgx_fckëti,composite-clock•Œåsgx_ick@b10ëti,wait-gate-clock•G‘ \åâcpefuse_fck@a08ëti,gate-clock•"‘ \åÖts_fck@a08ëti,gate-clock•H‘ \å×usbtll_fck@a08ëti,wait-gate-clock•‘ \åØdss_ick_3430es2@e10ëti,omap3-dss-interface-clock•I‘\å·usbhost_120m_fck@1400ëti,gate-clock•‘\åãusbhost_48m_fck@1400ëti,dss-gate-clock•9‘\åäusbhost_ick@1410ëti,omap3-dss-interface-clock•I‘\ååclockdomainscore_l3_clkdmti,clockdomain•Ždpll3_clkdmti,clockdomain•dpll1_clkdmti,clockdomain•per_clkdmti,clockdomainh•‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©emu_clkdmti,clockdomain•*dpll4_clkdmti,clockdomain• wkup_clkdmti,clockdomain$•ª«¬­®¯°±²dss_clkdmti,clockdomain•³´µ¶·core_l4_clkdmti,clockdomain”•¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛcam_clkdmti,clockdomain•ÜÝiva2_clkdmti,clockdomain•Þdpll2_clkdmti,clockdomain•|d2d_clkdmti,clockdomain •ßàádpll5_clkdmti,clockdomain•„sgx_clkdmti,clockdomain•âusbhost_clkdmti,clockdomain •ãäåtarget-module@48320000ti,sysc-omap2ti,sysc‘H2H2  revsysc"•_¯œfckick+ H2counter@0ti,omap-counter32k‘ interrupt-controller@48200000ti,omap3-intc)‘H åtarget-module@48056000ti,sysc-omap2ti,sysc‘H`H`,H`( revsyscsyss# A "0•[œick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdma‘í OZ g`ågpio@48310000ti,omap3-gpio‘H1íøgpio1t†–)gpio@49050000ti,omap3-gpio‘Iíøgpio2†–)åògpio@49052000ti,omap3-gpio‘I íøgpio3†–)å gpio@49054000ti,omap3-gpio‘I@í øgpio4†–)gpio@49056000ti,omap3-gpio‘I`í!øgpio5†–)gpio@49058000ti,omap3-gpio‘I€í"øgpio6†–)å serial@4806a000ti,omap3-uart‘H  ¢H=12Btxrxøuart1LÜlserial@4806c000ti,omap3-uart‘HÀ¢I=34Btxrxøuart2LÜlserial@49020000ti,omap3-uart‘I¢J=56Btxrxøuart3LÜlydefault‡æi2c@48070000 ti,omap3-i2c‘H€í8+øi2c1ydefault‡çL€at24@50 atmel,24c02¶‘Ptwl@48‘Hí  ti,twl4030)ydefault‡èéaudioti,twl4030-audiocodecrtcti,twl4030-rtcí bciti,twl4030-bcií ¿êÍë Ùvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1» 'ÀÓ åregulator-vdacti,twl4030-vdac»w@Ów@åregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1»:Ó0°åõregulator-vmmc2ti,twl4030-vmmc2»:Ó0°regulator-vusb1v5ti,twl4030-vusb1v5åìregulator-vusb1v8ti,twl4030-vusb1v8åíregulator-vusb3v1ti,twl4030-vusb3v1åêregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2»w@Ów@regulator-vsimti,twl4030-vsim»w@Ó-ÆÀgpioti,twl4030-gpio†–)êöåötwl4030-usbti,twl4030-usbí ìíê+4å pwmti,twl4030-pwm?pwmledti,twl4030-pwmled?pwrbuttonti,twl4030-pwrbuttoníkeypadti,twl4030-keypadíJZ$m0iglj. madcti,twl4030-madcízåëi2c@48072000 ti,omap3-i2c‘H €í9+øi2c2i2c@48060000 ti,omap3-i2c‘H€í=+øi2c3L€ydefault‡îat24@50 atmel,24c02¶‘Pmailbox@48094000ti,omap3-mailboxømailbox‘H @팘ªmbox-dsp ¼ Çspi@48098000ti,omap2-mcspi‘H €íA+ømcspi1Ò@=#$%&'()* Btx0rx0tx1rx1tx2rx2tx3rx3ydefault‡ïads7846@0ydefault‡ð ti,ads7846àñ‘ëã` òí ýò ÿ%ÿ.´>ÿN^ n~spi@4809a000ti,omap2-mcspi‘H  íB+ømcspi2Ò =+,-.Btx0rx0tx1rx1spi@480b8000ti,omap2-mcspi‘H €í[+ømcspi3Ò =Btx0rx0tx1rx1spi@480ba000ti,omap2-mcspi‘H  í0+ømcspi4Ò=FGBtx0rx01w@480b2000 ti,omap3-1w‘H í:øhdq1wmmc@4809c000ti,omap3-hsmmc‘H ÀíSømmc1Œ==>Btxrx™óydefault‡ô¦°õ ¼ömmc@480b4000ti,omap3-hsmmc‘H @íVømmc2=/0Btxrxydefault‡÷°øŦÓmmc@480ad000ti,omap3-hsmmc‘H Ðí^ømmc3=MNBtxrx ædisabledmmu@480bd400íti,omap2-iommu‘H Ô€íømmu_ispúåmmu@5d000000íti,omap2-iommu‘]€íømmu_iva ædisabledwdt@48314000 ti,omap3-wdt‘H1@€ øwd_timer2mcbsp@48074000ti,omap3-mcbsp‘H@ÿ mpu í;<�  commontxrx€ømcbsp1= Btxrx•ùœfck ædisabledtarget-module@480a0000ti,sysc-omap2ti,sysc‘H <�H @H D revsyscsyss"0•úœick+ H rng@0 ti,omap2-rng‘ í4mcbsp@49022000ti,omap3-mcbsp‘I ÿI€ÿ  mpusidetoneí>? commontxrxsidetoneømcbsp2mcbsp2_sidetone=!"Btxrx•û§œfckickæokayydefault‡üå mcbsp@49024000ti,omap3-mcbsp‘I@ÿI ÿ  mpusidetoneíYZ commontxrxsidetone€ømcbsp3mcbsp3_sidetone=Btxrx•ý¨œfckick ædisabledmcbsp@49026000ti,omap3-mcbsp‘I`ÿ mpu í67  commontxrx€ømcbsp4=Btxrx•þœfck) ædisabledmcbsp@48096000ti,omap3-mcbsp‘H `ÿ mpu íQR  commontxrx€ømcbsp5=Btxrx•ÿœfck ædisabledsham@480c3000ti,omap3-shamøsham‘H 0dí1=EBrxtarget-module@48318000ti,sysc-omap2-timerti,sysc‘H1€H1€H1€ revsyscsyss' "0•±œfckick+ H1€:Ntimer@0ti,omap3430-timer‘€•œfckí%YhxHtarget-module@49032000ti,sysc-omap2-timerti,sysc‘I I I  revsyscsyss' "0•¦œfckick+ I timer@0ti,omap3430-timer‘í&timer@49034000ti,omap3430-timer‘I@í'øtimer3timer@49036000ti,omap3430-timer‘I`í(øtimer4timer@49038000ti,omap3430-timer‘I€í)øtimer5timer@4903a000ti,omap3430-timer‘I í*øtimer6timer@4903c000ti,omap3430-timer‘IÀí+øtimer7timer@4903e000ti,omap3430-timer‘Iàí,øtimer8œtimer@49040000ti,omap3430-timer‘Ií-øtimer9œtimer@48086000ti,omap3430-timer‘H`í.øtimer10œtimer@48088000ti,omap3430-timer‘H€í/øtimer11œtarget-module@48304000ti,sysc-omap2-timerti,sysc‘H0@H0@H0@ revsyscsyss' "0•°œfckick+ H0@timer@0ti,omap3430-timer‘í_Y©usbhstll@48062000 ti,usbhs-tll‘H íN øusb_tll_hsusbhshost@48064000ti,usbhs-host‘H@ øusb_host_hs+ ¹ehci-phy Äehci-phyohci@48064400ti,ohci-omap3‘HDíLÏehci@48064800 ti,ehci-omap‘HHíMçgpmc@6e000000ti,omap3430-gpmcøgpmc‘nÐí=Brxtxìø+)†–0,-ånand@0,0ti,omap2-nand ‘ í +sw;Ix[xm|xx¢°Z¿ÍZÜöH<�x0xAºSZ+partition@0kxloader‘partition@80000kuboot‘partition@260000kuboot environment‘&partition@2a0000klinux‘*@partition@6a0000krootfs‘jˆethernet@gpmcsmsc,lan9221smsc,lan9115q|–;I–[–m|(¿-ÍŒ¢-°Œ›0›öxÜ°KKÇßSAö   !ydefault‡  í ‘ÿethernet@4,0smsc,lan9221smsc,lan9115ydefault‡   í ‘ÿq|–;I–[–m|(¿-ÍŒ¢-°Œ›0›öxÜ°KKÇßSAö   !target-module@480ab000ti,sysc-omap2ti,sysc‘H ´H ´H ´ revsyscsyss A "0œfck+ H °•usb@0ti,omap3-musb‘í\] mcdma 7 B J ydefault‡  S b ç  jusb2-phy/ t2dss@48050000 ti,omap3-dss‘Hæokay ødss_core•¶œfck+ydefault‡dispc@48050400ti,omap3-dispc‘Hí ødss_dispc•¶œfckencoder@4804fc00 ti,omap3-dsi‘HüHþ@Hÿ  protophypllí ædisabled ødss_dsi1•¶µ œfcksys_clk+encoder@48050800ti,omap3-rfbi‘H ædisabled ødss_rfbi•¶·œfckickencoder@48050c00ti,omap3-venc‘H æokay ødss_venc•³œfck zportendpoint † –åportendpoint † ¢å"ssi-controller@48058000 ti,omap3-ssiøssiæokay‘H€H sysgddíG gdd_mpu+ •€ œssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port‘H H¨ txrxíCDssi-port@4805b000ti,omap3-ssi-port‘H°H¸ txrxíEFpinmux@480025d8 ti,omap3-padconfpinctrl-single‘H%Ø$+ )>\ÿisp@480bc000 ti,omap3-isp‘H ÀüH Ø|í ­¥l ´ëports+bandgap@48002524‘H%$ti,omap34xx-bandgap Àåtarget-module@480cb000ti,sysc-omap3430-srti,syscøsmartreflex_core‘H °$ sysc•œfck+ H °smartreflex@0ti,omap3-smartreflex-core‘ítarget-module@480c9000ti,sysc-omap3430-srti,syscøsmartreflex_mpu_iva‘H $ sysc•œfck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-iva‘ítarget-module@50000000ti,sysc-omap2ti,sysc‘P rev•âœfckick+ Pgpu@0#ti,omap3430-gpuimg,powervr-sgx530‘íopp-tableoperating-points-v2-ti-cpu¥åopp-125000000 ÖsY@ Ýà˜à˜à˜ ëÿÿÿÿopp-250000000 Öæ²€ Ýg8g8g8 ëÿÿÿÿ üopp-500000000 ÖÍe ÝO€O€O€ ëÿÿÿÿopp-550000000 Ö ÈU€ Ýtxtxtx ëÿÿÿÿopp-600000000 Ö#ÃF Ý™p™p™p ëÿÿÿÿopp-720000000 Ö*êT Ý™p™p™p ëÿÿÿÿ thermal-zonescpu-thermal ú )è 7N  Dtripscpu_alert T8€ `ÐŒpassiveåcpu_crit T_ `Ð Œcriticalcooling-mapsmap0 k pÿÿÿÿÿÿÿÿmemory@80000000…memory‘€leds gpio-ledsydefault‡ledb kcm-t3x:green ¿  heartbeathsusb1_power_regregulator-fixed ¬hsusb1_vbus»2Z Ó2Z  •påhsusb2_power_regregulator-fixed ¬hsusb2_vbus»2Z Ó2Z  •påhsusb1_phyusb-nop-xceivà4 ¦öåhsusb2-phy-pinsusb-nop-xceivà4 ¦öåads7846-regregulator-fixed ¬ads7846-reg»2Z Ó2Z åñsvideo-connectorsvideo-connectorktvportendpoint †åsoundti,omap-twl4030 ²cm-t35 » regulator-vddvarioregulator-fixed ¬vddvario Äåregulator-vdd33aregulator-fixed¬vdd33a Äåregulator-mmc2-sdio-resetregulator-fixed¬regulator-mmc2-sdio-reset»2Z Ó2Z  ö Øåøencoder ti,tfp410 ëòydefault‡!ports+port@0‘endpoint †"åport@1‘endpoint †#å$dvi-connectordvi-connectorkdviportendpoint †$å#audio_ampregulator-fixed ¬audio_ampydefault‡% ò Ä compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplycd-gpiosnon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highpowerdown-gpios