Ð þíŸ8p( /86openpandora,omap3-pandora-600mhzti,omap3430ti,omap3 +7Pandora Handheld Consolechosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000!s/ocp@68000000/spi@48098000/lcd@1cpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜpmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5SÿÜåmmc1-pins0pÜõmmc2-pinsPp(*,.02468:Üødss-dpi-pinsèp¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚ^Ü uart3-pinspnApÜæleds-pins p$&`bÜbutton-pinsˆpàâäæèêìîðòôöøúüþ¢Üpenirq-pinspÜÜîtwl4030-pinsp°AÜèscm_conf@270sysconsimple-busˆp0+ ùp0Üpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°„pbias_mmc_omap2430‹pbias_mmc_omap2430šw@²-ÆÀÜôclocks+clock@68 ti,clkselˆhÊ+clock-mcbsp5-mux-fck@4ˆÊti,composite-mux-clock×mcbsp5_mux_fckŒÜ clock-mcbsp3-mux-fck@0ˆÊti,composite-mux-clock×mcbsp3_mux_fckŒÜclock-mcbsp4-mux-fck@2ˆÊti,composite-mux-clock×mcbsp4_mux_fckŒÜmcbsp5_fckÊti,composite-clockŒ Üclock@4 ti,clkselˆÊ+clock-mcbsp1-mux-fck@2ˆÊti,composite-mux-clock×mcbsp1_mux_fckŒÜ clock-mcbsp2-mux-fck@6ˆÊti,composite-mux-clock×mcbsp2_mux_fckŒÜmcbsp1_fckÊti,composite-clockŒ Üýmcbsp2_fckÊti,composite-clockŒ Üÿmcbsp3_fckÊti,composite-clockŒÜmcbsp4_fckÊti,composite-clockŒÜclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿtwl4030-vpins-pins pÜétarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lêrevsyscsyssô Œ“ick+ ùH ` aes1@0 ti,omap3-aesˆPä  !txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLêrevsyscsyssô Œ“ick+ ùH P aes2@0 ti,omap3-aesˆPäAB!txrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckÊ fixed-clock+YÜosc_sys_ck@d40Ê ti,mux-clockŒˆ @Üsys_ck@1270Êti,divider-clockŒ;HˆpSÜ!sys_clkout1@d70Êti,gate-clockŒˆ p;dpll3_x2_ckÊfixed-factor-clockŒjudpll3_m2x2_ckÊfixed-factor-clockŒjuÜ dpll4_x2_ckÊfixed-factor-clockŒjucorex2_fckÊfixed-factor-clockŒ juÜ"wkup_l4_ickÊfixed-factor-clockŒ!juÜacorex2_d3_fckÊfixed-factor-clockŒ"ju܉corex2_d5_fckÊfixed-factor-clockŒ"juÜŠclockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkÊ fixed-clock+omap_32k_fckÊ fixed-clock+€ÜGvirt_12m_ckÊ fixed-clock+·Üvirt_13m_ckÊ fixed-clock+Æ]@Üvirt_19200000_ckÊ fixed-clock+$øÜvirt_26000000_ckÊ fixed-clock+Œº€Üvirt_38_4m_ckÊ fixed-clock+IðÜdpll4_ck@d00Êti,omap3-dpll-per-clockŒ!!ˆ D 0Üdpll4_m2_ck@d48Êti,divider-clockŒH?ˆ HSÜ#dpll4_m2x2_mul_ckÊfixed-factor-clockŒ#juÜ$dpll4_m2x2_ck@d00Êti,gate-clockŒ$;ˆ Ü%omap_96m_alwon_fckÊfixed-factor-clockŒ%juÜ1dpll3_ck@d00Êti,omap3-dpll-core-clockŒ!!ˆ @ 0Üclock@1140 ti,clkselˆ@Ê+clock-dpll3-m3@16ˆÊti,divider-clock ×dpll3_m3_ckŒHSÜ+clock-dpll4-m6@24ˆÊti,divider-clock ×dpll4_m6_ckŒH?SÜ=clock-emu-src-mux@0ˆÊ ti,mux-clock×emu_src_mux_ckŒ!&'(Üuclock-pclk-fck@8ˆÊti,divider-clock ×pclk_fckŒ)HSclock-pclkx2-fck@6ˆÊti,divider-clock ×pclkx2_fckŒ)HSclock-atclk-fck@4ˆÊti,divider-clock ×atclk_fckŒ)HSclock-traceclk-src-fck@2ˆÊ ti,mux-clock×traceclk_src_fckŒ!&'(Ü*clock-traceclk-fck@11ˆ Êti,divider-clock ×traceclk_fckŒ*HSdpll3_m3x2_mul_ckÊfixed-factor-clockŒ+juÜ,dpll3_m3x2_ck@d00Êti,gate-clockŒ,; ˆ Ü-emu_core_alwon_ckÊfixed-factor-clockŒ-juÜ&sys_altclkÊ fixed-clock+Ü4mcbsp_clksÊ fixed-clock+Ücore_ckÊfixed-factor-clockŒjuÜ.dpll1_fck@940Êti,divider-clockŒ.;Hˆ @SÜ/dpll1_ck@904Êti,omap3-dpll-clockŒ!/ˆ  $ @ 4Üdpll1_x2_ckÊfixed-factor-clockŒjuÜ0dpll1_x2m2_ck@944Êti,divider-clockŒ0Hˆ DSÜDcm_96m_fckÊfixed-factor-clockŒ1juÜ2clock@d40 ti,clkselˆ @Ê+clock-dpll3-m2@27ˆÊti,divider-clock ×dpll3_m2_ckŒHSÜclock-omap-96m-fck@6ˆÊ ti,mux-clock ×omap_96m_fckŒ2!ÜXclock-omap-54m-fck@5ˆÊ ti,mux-clock ×omap_54m_fckŒ34Ü@clock-omap-48m-fck@3ˆÊ ti,mux-clock ×omap_48m_fckŒ54Ü8clock@e40 ti,clkselˆ@Ê+clock-dpll4-m3@8ˆÊti,divider-clock ×dpll4_m3_ckŒH SÜ6clock-dpll4-m4@0ˆÊti,divider-clock ×dpll4_m4_ckŒHSÜ9dpll4_m3x2_mul_ckÊfixed-factor-clockŒ6juÜ7dpll4_m3x2_ck@d00Êti,gate-clockŒ7;ˆ Ü3cm_96m_d2_fckÊfixed-factor-clockŒ2juÜ5omap_12m_fckÊfixed-factor-clockŒ8juÜYdpll4_m4x2_mul_ckÊti,fixed-factor-clockŒ9•£°Ü:dpll4_m4x2_ck@d00Êti,gate-clockŒ:;ˆ °Ü]dpll4_m5_ck@f40Êti,divider-clockŒH?ˆ@SÜ;dpll4_m5x2_mul_ckÊti,fixed-factor-clockŒ;•£°Ü<�dpll4_m5x2_ck@d00Êti,gate-clockŒ<�;ˆ °Üydpll4_m6x2_mul_ckÊfixed-factor-clockŒ=juÜ>dpll4_m6x2_ck@d00Êti,gate-clockŒ>;ˆ Ü?emu_per_alwon_ckÊfixed-factor-clockŒ?juÜ'clock@d70 ti,clkselˆ pÊ+clock-clkout2-src-gate@7ˆÊ ti,composite-no-wait-gate-clock×clkout2_src_gate_ckŒ.ÜBclock-clkout2-src-mux@0ˆÊti,composite-mux-clock×clkout2_src_mux_ckŒ.!2@ÜCclock-sys-clkout2@3ˆÊti,divider-clock ×sys_clkout2ŒAH@Ãclkout2_src_ckÊti,composite-clockŒBCÜAmpu_ckÊfixed-factor-clockŒDjuÜEarm_fck@924Êti,divider-clockŒEˆ $Hemu_mpu_alwon_ckÊfixed-factor-clockŒEjuÜ(clock@a40 ti,clkselˆ @Ê+clock-l3-ick@0ˆÊti,divider-clock×l3_ickŒ.HSÜFclock-l4-ick@2ˆÊti,divider-clock×l4_ickŒFHSÜHclock-gpt10-mux-fck@6ˆÊti,composite-mux-clock×gpt10_mux_fckŒG!ÜUclock-gpt11-mux-fck@7ˆÊti,composite-mux-clock×gpt11_mux_fckŒG!ÜWclock-ssi-ssr-div-fck-3430es2@8ˆÊti,composite-divider-clock×ssi_ssr_div_fck_3430es2Œ"$ÙÜ~clock@c40 ti,clkselˆ @Ê+clock-rm-ick@1ˆÊti,divider-clock×rm_ickŒHHSclock-gpt1-mux-fck@0ˆÊti,composite-mux-clock ×gpt1_mux_fckŒG!Ü`clock-usim-mux-fck@3ˆÊti,composite-mux-clock ×usim_mux_fck(Œ!IJKLMNOPQSÜ‚clock@a00 ti,clkselˆ Ê+clock-gpt10-gate-fck@11ˆ Êti,composite-gate-clock×gpt10_gate_fckŒ!ÜTclock-gpt11-gate-fck@12ˆ Êti,composite-gate-clock×gpt11_gate_fckŒ!ÜVclock-mmchs2-fck@25ˆÊti,wait-gate-clock ×mmchs2_fckŒÜ·clock-mmchs1-fck@24ˆÊti,wait-gate-clock ×mmchs1_fckŒܸclock-i2c3-fck@17ˆÊti,wait-gate-clock ×i2c3_fckŒܹclock-i2c2-fck@16ˆÊti,wait-gate-clock ×i2c2_fckŒܺclock-i2c1-fck@15ˆÊti,wait-gate-clock ×i2c1_fckŒÜ»clock-mcbsp5-gate-fck@10ˆ Êti,composite-gate-clock×mcbsp5_gate_fckŒÜ clock-mcbsp1-gate-fck@9ˆ Êti,composite-gate-clock×mcbsp1_gate_fckŒÜ clock-mcspi4-fck@21ˆÊti,wait-gate-clock ×mcspi4_fckŒRܼclock-mcspi3-fck@20ˆÊti,wait-gate-clock ×mcspi3_fckŒRܽclock-mcspi2-fck@19ˆÊti,wait-gate-clock ×mcspi2_fckŒRܾclock-mcspi1-fck@18ˆÊti,wait-gate-clock ×mcspi1_fckŒRÜ¿clock-uart2-fck@14ˆÊti,wait-gate-clock ×uart2_fckŒRÜÀclock-uart1-fck@13ˆ Êti,wait-gate-clock ×uart1_fckŒRÜÁclock-hdq-fck@22ˆÊti,wait-gate-clock×hdq_fckŒSÜÂclock-modem-fck@31ˆÊti,omap3-interface-clock ×modem_fckŒ!ÜÞclock-mspro-fck@23ˆÊti,wait-gate-clock ×mspro_fckŒclock-ssi-ssr-gate-fck-3430es2@0ˆÊ ti,composite-no-wait-gate-clock×ssi_ssr_gate_fck_3430es2Œ"Ü}clock-mmchs3-fck@30ˆÊti,wait-gate-clock ×mmchs3_fckŒÜÚgpt10_fckÊti,composite-clockŒTUgpt11_fckÊti,composite-clockŒVWcore_96m_fckÊfixed-factor-clockŒXjuÜcore_48m_fckÊfixed-factor-clockŒ8juÜRcore_12m_fckÊfixed-factor-clockŒYjuÜScore_l3_ickÊfixed-factor-clockŒFjuÜZclock@a10 ti,clkselˆ Ê+clock-sdrc-ick@1ˆÊti,wait-gate-clock ×sdrc_ickŒZ܍clock-mmchs2-ick@25ˆÊti,omap3-interface-clock ×mmchs2_ickŒ[ÜÃclock-mmchs1-ick@24ˆÊti,omap3-interface-clock ×mmchs1_ickŒ[ÜÄclock-hdq-ick@22ˆÊti,omap3-interface-clock×hdq_ickŒ[ÜÅclock-mcspi4-ick@21ˆÊti,omap3-interface-clock ×mcspi4_ickŒ[ÜÆclock-mcspi3-ick@20ˆÊti,omap3-interface-clock ×mcspi3_ickŒ[ÜÇclock-mcspi2-ick@19ˆÊti,omap3-interface-clock ×mcspi2_ickŒ[ÜÈclock-mcspi1-ick@18ˆÊti,omap3-interface-clock ×mcspi1_ickŒ[ÜÉclock-i2c3-ick@17ˆÊti,omap3-interface-clock ×i2c3_ickŒ[ÜÊclock-i2c2-ick@16ˆÊti,omap3-interface-clock ×i2c2_ickŒ[ÜËclock-i2c1-ick@15ˆÊti,omap3-interface-clock ×i2c1_ickŒ[ÜÌclock-uart2-ick@14ˆÊti,omap3-interface-clock ×uart2_ickŒ[ÜÍclock-uart1-ick@13ˆ Êti,omap3-interface-clock ×uart1_ickŒ[ÜÎclock-gpt11-ick@12ˆ Êti,omap3-interface-clock ×gpt11_ickŒ[ÜÏclock-gpt10-ick@11ˆ Êti,omap3-interface-clock ×gpt10_ickŒ[ÜÐclock-mcbsp5-ick@10ˆ Êti,omap3-interface-clock ×mcbsp5_ickŒ[ÜÑclock-mcbsp1-ick@9ˆ Êti,omap3-interface-clock ×mcbsp1_ickŒ[ÜÒclock-omapctrl-ick@6ˆÊti,omap3-interface-clock ×omapctrl_ickŒ[ÜÓclock-aes2-ick@28ˆÊti,omap3-interface-clock ×aes2_ickŒ[Üclock-sha12-ick@27ˆÊti,omap3-interface-clock ×sha12_ickŒ[ÜÔclock-icr-ick@29ˆÊti,omap3-interface-clock×icr_ickŒ[clock-des2-ick@26ˆÊti,omap3-interface-clock ×des2_ickŒ[clock-mspro-ick@23ˆÊti,omap3-interface-clock ×mspro_ickŒ[clock-mailboxes-ick@7ˆÊti,omap3-interface-clock×mailboxes_ickŒ[clock-sad2d-ick@3ˆÊti,omap3-interface-clock ×sad2d_ickŒFÜßclock-hsotgusb-ick-3430es2@4ˆÊ"ti,omap3-hsotgusb-interface-clock×hsotgusb_ick_3430es2ŒZÜŽclock-ssi-ick-3430es2@0ˆÊti,omap3-ssi-interface-clock×ssi_ick_3430es2Œ\Üclock-mmchs3-ick@30ˆÊti,omap3-interface-clock ×mmchs3_ickŒ[ÜÙgpmc_fckÊfixed-factor-clockŒZjucore_l4_ickÊfixed-factor-clockŒHjuÜ[clock@e00 ti,clkselˆÊ+clock-dss-tv-fckÊti,gate-clock ×dss_tv_fckŒ@;ܲclock-dss-96m-fckÊti,gate-clock ×dss_96m_fckŒX;ܳclock-dss2-alwon-fckÊti,gate-clock×dss2_alwon_fckŒ!;Ü´clock-dss1-alwon-fck-3430es2@0ˆÊti,dss-gate-clock×dss1_alwon_fck_3430es2Œ]°ܵdummy_ckÊ fixed-clock+clock@c00 ti,clkselˆ Ê+clock-gpt1-gate-fck@0ˆÊti,composite-gate-clock×gpt1_gate_fckŒ!Ü_clock-gpio1-dbck@3ˆÊti,gate-clock ×gpio1_dbckŒ^Ü©clock-wdt2-fck@5ˆÊti,wait-gate-clock ×wdt2_fckŒ^ܪclock-sr1-fck@6ˆÊti,wait-gate-clock×sr1_fckŒ!Üclock-sr2-fck@7ˆÊti,wait-gate-clock×sr2_fckŒ!Üclock-usim-gate-fck@9ˆ Êti,composite-gate-clock×usim_gate_fckŒX܁gpt1_fckÊti,composite-clockŒ_`Üwkup_32k_fckÊfixed-factor-clockŒGjuÜ^clock@c10 ti,clkselˆ Ê+clock-wdt2-ick@5ˆÊti,omap3-interface-clock ×wdt2_ickŒaÜ«clock-wdt1-ick@4ˆÊti,omap3-interface-clock ×wdt1_ickŒaܬclock-gpio1-ick@3ˆÊti,omap3-interface-clock ×gpio1_ickŒaÜ­clock-omap-32ksync-ick@2ˆÊti,omap3-interface-clock×omap_32ksync_ickŒaÜ®clock-gpt12-ick@1ˆÊti,omap3-interface-clock ×gpt12_ickŒaܯclock-gpt1-ick@0ˆÊti,omap3-interface-clock ×gpt1_ickŒaÜ°clock-usim-ick@9ˆ Êti,omap3-interface-clock ×usim_ickŒaܱper_96m_fckÊfixed-factor-clockŒ1juÜper_48m_fckÊfixed-factor-clockŒ8juÜbclock@1000 ti,clkselˆÊ+clock-uart3-fck@11ˆ Êti,wait-gate-clock ×uart3_fckŒb܏clock-gpt2-gate-fck@3ˆÊti,composite-gate-clock×gpt2_gate_fckŒ!Üdclock-gpt3-gate-fck@4ˆÊti,composite-gate-clock×gpt3_gate_fckŒ!Üfclock-gpt4-gate-fck@5ˆÊti,composite-gate-clock×gpt4_gate_fckŒ!Ühclock-gpt5-gate-fck@6ˆÊti,composite-gate-clock×gpt5_gate_fckŒ!Üjclock-gpt6-gate-fck@7ˆÊti,composite-gate-clock×gpt6_gate_fckŒ!Ülclock-gpt7-gate-fck@8ˆÊti,composite-gate-clock×gpt7_gate_fckŒ!Ünclock-gpt8-gate-fck@9ˆ Êti,composite-gate-clock×gpt8_gate_fckŒ!Üpclock-gpt9-gate-fck@10ˆ Êti,composite-gate-clock×gpt9_gate_fckŒ!Ürclock-gpio6-dbck@17ˆÊti,gate-clock ×gpio6_dbckŒcܐclock-gpio5-dbck@16ˆÊti,gate-clock ×gpio5_dbckŒcÜ‘clock-gpio4-dbck@15ˆÊti,gate-clock ×gpio4_dbckŒcÜ’clock-gpio3-dbck@14ˆÊti,gate-clock ×gpio3_dbckŒcÜ“clock-gpio2-dbck@13ˆ Êti,gate-clock ×gpio2_dbckŒcÜ”clock-wdt3-fck@12ˆ Êti,wait-gate-clock ×wdt3_fckŒcÜ•clock-mcbsp2-gate-fck@0ˆÊti,composite-gate-clock×mcbsp2_gate_fckŒÜ clock-mcbsp3-gate-fck@1ˆÊti,composite-gate-clock×mcbsp3_gate_fckŒÜclock-mcbsp4-gate-fck@2ˆÊti,composite-gate-clock×mcbsp4_gate_fckŒÜclock@1040 ti,clkselˆ@Ê+clock-gpt2-mux-fck@0ˆÊti,composite-mux-clock ×gpt2_mux_fckŒG!Üeclock-gpt3-mux-fck@1ˆÊti,composite-mux-clock ×gpt3_mux_fckŒG!Ügclock-gpt4-mux-fck@2ˆÊti,composite-mux-clock ×gpt4_mux_fckŒG!Üiclock-gpt5-mux-fck@3ˆÊti,composite-mux-clock ×gpt5_mux_fckŒG!Ükclock-gpt6-mux-fck@4ˆÊti,composite-mux-clock ×gpt6_mux_fckŒG!Ümclock-gpt7-mux-fck@5ˆÊti,composite-mux-clock ×gpt7_mux_fckŒG!Üoclock-gpt8-mux-fck@6ˆÊti,composite-mux-clock ×gpt8_mux_fckŒG!Üqclock-gpt9-mux-fck@7ˆÊti,composite-mux-clock ×gpt9_mux_fckŒG!Üsgpt2_fckÊti,composite-clockŒdeÜgpt3_fckÊti,composite-clockŒfggpt4_fckÊti,composite-clockŒhigpt5_fckÊti,composite-clockŒjkgpt6_fckÊti,composite-clockŒlmgpt7_fckÊti,composite-clockŒnogpt8_fckÊti,composite-clockŒpqgpt9_fckÊti,composite-clockŒrsper_32k_alwon_fckÊfixed-factor-clockŒGjuÜcper_l4_ickÊfixed-factor-clockŒHjuÜtclock@1010 ti,clkselˆÊ+clock-gpio6-ick@17ˆÊti,omap3-interface-clock ×gpio6_ickŒtÜ–clock-gpio5-ick@16ˆÊti,omap3-interface-clock ×gpio5_ickŒtÜ—clock-gpio4-ick@15ˆÊti,omap3-interface-clock ×gpio4_ickŒtܘclock-gpio3-ick@14ˆÊti,omap3-interface-clock ×gpio3_ickŒtÜ™clock-gpio2-ick@13ˆ Êti,omap3-interface-clock ×gpio2_ickŒtÜšclock-wdt3-ick@12ˆ Êti,omap3-interface-clock ×wdt3_ickŒtÜ›clock-uart3-ick@11ˆ Êti,omap3-interface-clock ×uart3_ickŒtÜœclock-uart4-ick@18ˆÊti,omap3-interface-clock ×uart4_ickŒtܝclock-gpt9-ick@10ˆ Êti,omap3-interface-clock ×gpt9_ickŒtÜžclock-gpt8-ick@9ˆ Êti,omap3-interface-clock ×gpt8_ickŒtÜŸclock-gpt7-ick@8ˆÊti,omap3-interface-clock ×gpt7_ickŒtÜ clock-gpt6-ick@7ˆÊti,omap3-interface-clock ×gpt6_ickŒtÜ¡clock-gpt5-ick@6ˆÊti,omap3-interface-clock ×gpt5_ickŒtÜ¢clock-gpt4-ick@5ˆÊti,omap3-interface-clock ×gpt4_ickŒtÜ£clock-gpt3-ick@4ˆÊti,omap3-interface-clock ×gpt3_ickŒtܤclock-gpt2-ick@3ˆÊti,omap3-interface-clock ×gpt2_ickŒtÜ¥clock-mcbsp2-ick@0ˆÊti,omap3-interface-clock ×mcbsp2_ickŒtܦclock-mcbsp3-ick@1ˆÊti,omap3-interface-clock ×mcbsp3_ickŒtܧclock-mcbsp4-ick@2ˆÊti,omap3-interface-clock ×mcbsp4_ickŒtܨemu_src_ckÊti,clkdm-gate-clockŒuÜ)secure_32k_fckÊ fixed-clock+€Üvgpt12_fckÊfixed-factor-clockŒvjuÜwdt1_fckÊfixed-factor-clockŒvjusecurity_l4_ick2Êfixed-factor-clockŒHjuÜwclock@a14 ti,clkselˆ Ê+clock-aes1-ick@3ˆÊti,omap3-interface-clock ×aes1_ickŒwÜclock-rng-ick@2ˆÊti,omap3-interface-clock×rng_ickŒwÜþclock-sha11-ick@1ˆÊti,omap3-interface-clock ×sha11_ickŒwclock-des1-ick@0ˆÊti,omap3-interface-clock ×des1_ickŒwclock-pka-ick@4ˆÊti,omap3-interface-clock×pka_ickŒxclock@f00 ti,clkselˆÊ+clock-cam-mclk@0ˆÊti,gate-clock ×cam_mclkŒy°clock-csi2-96m-fck@1ˆÊti,gate-clock ×csi2_96m_fckŒÜÜcam_ick@f10Ê!ti,omap3-no-wait-interface-clockŒHˆ;ÜÛsecurity_l3_ickÊfixed-factor-clockŒFjuÜxssi_l4_ickÊfixed-factor-clockŒHjuÜ\sr_l4_ickÊfixed-factor-clockŒHjudpll2_fck@40Êti,divider-clockŒ.;Hˆ@SÜzdpll2_ck@4Êti,omap3-dpll-clockŒ!zˆ$@4å÷ÿÜ{dpll2_m2_ck@44Êti,divider-clockŒ{HˆDSÜ|iva2_ck@0Êti,wait-gate-clockŒ|ˆ;ÜÝclock@a18 ti,clkselˆ Ê+clock-mad2d-ick@3ˆÊti,omap3-interface-clock ×mad2d_ickŒFÜàclock-usbtll-ick@2ˆÊti,omap3-interface-clock ×usbtll_ickŒ[ÜØssi_ssr_fck_3430es2Êti,composite-clockŒ}~Üssi_sst_fck_3430es2Êfixed-factor-clockŒjuÜsys_d2_ckÊfixed-factor-clockŒ!juÜIomap_96m_d2_fckÊfixed-factor-clockŒXjuÜJomap_96m_d4_fckÊfixed-factor-clockŒXjuÜKomap_96m_d8_fckÊfixed-factor-clockŒXjuÜLomap_96m_d10_fckÊfixed-factor-clockŒXju ÜMdpll5_m2_d4_ckÊfixed-factor-clockŒ€juÜNdpll5_m2_d8_ckÊfixed-factor-clockŒ€juÜOdpll5_m2_d16_ckÊfixed-factor-clockŒ€juÜPdpll5_m2_d20_ckÊfixed-factor-clockŒ€juÜQusim_fckÊti,composite-clockŒ‚dpll5_ck@d04Êti,omap3-dpll-clockŒ!!ˆ  $ L 4å÷܃dpll5_m2_ck@d50Êti,divider-clockŒƒHˆ PSÜ€sgx_gate_fck@b00Êti,composite-gate-clockŒ.;ˆ Ü‹core_d3_ckÊfixed-factor-clockŒ.juÜ„core_d4_ckÊfixed-factor-clockŒ.juÜ…core_d6_ckÊfixed-factor-clockŒ.ju܆omap_192m_alwon_fckÊfixed-factor-clockŒ%ju܇core_d2_ckÊfixed-factor-clockŒ.ju܈sgx_mux_fck@b40Êti,composite-mux-clock Œ„…†2‡ˆ‰Šˆ @ÜŒsgx_fckÊti,composite-clockŒ‹ŒÜsgx_ick@b10Êti,wait-gate-clockŒFˆ ;Üácpefuse_fck@a08Êti,gate-clockŒ!ˆ ;ÜÕts_fck@a08Êti,gate-clockŒGˆ ;ÜÖusbtll_fck@a08Êti,wait-gate-clockŒ€ˆ ;Ü×dss_ick_3430es2@e10Êti,omap3-dss-interface-clockŒHˆ;ܶusbhost_120m_fck@1400Êti,gate-clockŒ€ˆ;Üâusbhost_48m_fck@1400Êti,dss-gate-clockŒ8ˆ;Üãusbhost_ick@1410Êti,omap3-dss-interface-clockŒHˆ;Üäclockdomainscore_l3_clkdmti,clockdomainŒŽdpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainŒ)dpll4_clkdmti,clockdomainŒwkup_clkdmti,clockdomain$Œ©ª«¬­®¯°±dss_clkdmti,clockdomainŒ²³´µ¶core_l4_clkdmti,clockdomain”Œ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚcam_clkdmti,clockdomainŒÛÜiva2_clkdmti,clockdomainŒÝdpll2_clkdmti,clockdomainŒ{d2d_clkdmti,clockdomain ŒÞßàdpll5_clkdmti,clockdomainŒƒsgx_clkdmti,clockdomainŒáusbhost_clkdmti,clockdomain Œâãätarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 êrevsyscŒ^®“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(êrevsyscsyssô#   ŒZ“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä .9 F`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1Seu Üügpio@49050000ti,omap3-gpioˆIäïgpio2eu gpio@49052000ti,omap3-gpioˆI äïgpio3eu Üïgpio@49054000ti,omap3-gpioˆI@ä ïgpio4eu Ügpio@49056000ti,omap3-gpioˆI`ä!ïgpio5eu Üñgpio@49058000ti,omap3-gpioˆI€ä"ïgpio6eu Üserial@4806a000ti,omap3-uartˆH  H12!txrxïuart1+Ülserial@4806c000ti,omap3-uartˆHÀI34!txrxïuart2+Ülserial@49020000ti,omap3-uartˆIJån56!txrxïuart3+Ül•default£æi2c@48070000 ti,omap3-i2cˆH€ä8+ïi2c1+'¬@twl@48ˆHä Œç“fck ti,twl4030 •default£èépowerti,twl4030-power-reset­audioti,twl4030-audiocodec½rtcti,twl4030-rtcä bciti,twl4030-bciä Ñêßë ëvacü0Ô–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1š-ÆÀ²-ÆÀÜòregulator-vaux2ti,twl4030-vaux2šw@²w@Üregulator-vaux3ti,twl4030-vaux3š*¹€²*¹€regulator-vaux4ti,twl4030-vaux4š*¹€²*¹€Üðregulator-vdd1ti,twl4030-vdd1š 'À² Üregulator-vdacti,twl4030-vdacšw@²w@Ü regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1š:²0°Üöregulator-vmmc2ti,twl4030-vmmc2š:²0°Üùregulator-vusb1v5ti,twl4030-vusb1v5Üìregulator-vusb1v8ti,twl4030-vusb1v8Üíregulator-vusb3v1ti,twl4030-vusb3v1Üêregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2šw@²w@Ü regulator-vsimti,twl4030-vsimš*¹€²*¹€gpioti,twl4030-gpioeu Ü÷twl4030-usbti,twl4030-usbä 'ì5íCêQZÜpwmti,twl4030-pwmepwmledti,twl4030-pwmledepwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadäp€¬“  $12 #09"/Ð!. -%,&*madcti,twl4030-madcä Üëi2c@48072000 ti,omap3-i2cˆH €ä9+ïi2c2+† i2c@48060000 ti,omap3-i2cˆH€ä=+ïi2c3+† bq27500@55 ti,bq27500ˆUmailbox@48094000ti,omap3-mailboxïmailboxˆH @ä²¾Ðmbox-dsp â íspi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1ø@#$%&'()* !tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0ˆ ti,tsc2046B@•default£î ïä ï%ð09@BKÀT(dÿtlcd@1ˆtpo,td043mtea1† ‚‹”lcd šñ%òportendpoint¦óÜ spi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2ø +,-.!tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3ø !tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4øFG!tx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1¶=>!txrxÃô•default£õÐöÜ æ÷mmc@480b4000ti,omap3-hsmmcˆH @äVïmmc2/0!txrx•default£øÐùÜ æ÷mmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc3MN!txrxÐúÜïý•default£û+wifi@1 ti,wl1251ˆ üä!mmu@480bd4006ti,omap2-iommuˆH Ô€äïmmu_ispCÜmmu@5d0000006ti,omap2-iommuˆ]€äïmmu_iva Sdisabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿêmpu ä;<� Zcommontxrxj€ïmcbsp1 !txrxŒý“fck Sdisabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <�H @H DêrevsyscsyssôŒþ“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ êmpusidetoneä>?Zcommontxrxsidetonejïmcbsp2mcbsp2_sidetone!"!txrxŒÿ¦“fckick Sdisabledmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ êmpusidetoneäYZZcommontxrxsidetonej€ïmcbsp3mcbsp3_sidetone!txrxŒ§“fckick Sdisabledmcbsp@49026000ti,omap3-mcbspˆI`ÿêmpu ä67 Zcommontxrxj€ïmcbsp4!txrxŒ“fcky Sdisabledmcbsp@48096000ti,omap3-mcbspˆH `ÿêmpu äQR Zcommontxrxj€ïmcbsp5!txrxŒ“fck Sdisabledsham@480c3000ti,omap3-shamïshamˆH 0dä1E!rxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€êrevsyscsyssô' Œ°“fckick+ ùH1€Šžtimer@0ti,omap3430-timerˆ€Œ“fckä%©¸ÈGtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I êrevsyscsyssô' Œ¥“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5ßtimer@4903a000ti,omap3430-timerˆI ä*ïtimer6ßtimer@4903c000ti,omap3430-timerˆIÀä+ïtimer7ßtimer@4903e000ti,omap3430-timerˆIàä,ïtimer8ìßtimer@49040000ti,omap3430-timerˆIä-ïtimer9ìtimer@48086000ti,omap3430-timerˆH`ä.ïtimer10ìtimer@48088000ti,omap3430-timerˆH€ä/ïtimer11ìtarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@êrevsyscsyssô' Œ¯“fckick+ ùH0@timer@0ti,omap3430-timerˆä_©ùusbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ù  ehci-phyohci@48064400ti,ohci-omap3ˆHDäLehci@48064800 ti,ehci-omapˆHHäM,gpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐä!rxtx1=+ euù0Ünand@0,0ti,omap2-nand ˆ äO^swn,Ÿ,±À"Ó,æ(õ6@R$R5(G_+x-loader@0”xloaderˆbootloaders@80000”ubootˆbootloaders_env@260000 ”uboot-envˆ&kernel@280000”bootˆ( filesystem@c80000”rootfsˆÈtarget-module@480ab000ti,sysc-omap2ti,syscˆH ´H ´H ´êrevsyscsyssô   “fck+ ùH °ŒŽusb@0ti,omap3-musbˆä\]Zmcdmaq|„ œ, ¤usb2-phyU®2dss@48050000 ti,omap3-dssˆHSokay ïdss_coreŒµ“fck+ù•default£ ´ dispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒµ“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ êprotophypllä Sdisabled ïdss_dsi1Œµ´ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH Sdisabled ïdss_rfbiŒµ¶“fckickencoder@48050c00ti,omap3-vencˆH Sokay ïdss_vencŒ²“fckÄ portendpoint¦ ÐÜportendpoint¦ ÜÜóssi-controller@48058000 ti,omap3-ssiïssiSokayˆH€HêsysgddäGZgdd_mpu+ù Œ “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨êtxrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸êtxrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿ•default£hsusb2-2-pins0p   " Ümmc3-pins0p  Üûcontrol-pins0p Üisp@480bc000 ti,omap3-ispˆH ÀüH Ø|äç„lîÊports+bandgap@48002524ˆH%$ti,omap34xx-bandgapúÜtarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$êsyscôŒ“fck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH $êsyscôŒ“fck+ ùH smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPêrevŒá“fckick+ ùPgpu@0#ti,omap3430-gpuimg,powervr-sgx530ˆäopp-tableoperating-points-v2-ti-cpu„Üopp-125000000 sY@ à˜à˜à˜ %ÿÿÿÿopp-250000000 æ²€ g8g8g8 %ÿÿÿÿ 6opp-500000000 Íe O€O€O€ %ÿÿÿÿopp-550000000  ÈU€ txtxtx %ÿÿÿÿopp-600000000 #ÃF ™p™p™p %ÿÿÿÿopp-720000000 *êT ™p™p™p %ÿÿÿÿ Bthermal-zonescpu-thermal Mú cè qN  ~tripscpu_alert Ž8€ šÐƒpassiveÜcpu_crit Ž_ šÐ ƒcriticalcooling-mapsmap0 ¥ ªÿÿÿÿÿÿÿÿmemory@80000000|memoryˆ€ oscillatorÊ fixed-clock+Œº€Üçconnectorconnector-analog-tv”tvportendpoint¦Ü gpio-leds gpio-leds•default£led1 ”pandora::sd1  ñ ¹mmc0 Ïoffled2 ”pandora::sd2  ñ ¹mmc1 Ïoffled3”pandora::bluetooth  ñ ¹heartbeat Ïoffled4”pandora::wifi  ñ ¹mmc2 Ïoffgpio-keys gpio-keys•default£up-button”up Ýg  tdown-button”down Ýl  tleft-button”left Ýi  tright-button”right Ýj  tpageup-button”game 1 Ýh   tpagedown-button”game 3 Ým   thome-button”game 4 Ýf  tend-button”game 2 Ýk  tright-shift”l Ý6  tkp-plus”l2 ÝN  tright-ctrl”r Ýa   tkp-minus”r2 ÝJ   tleft-ctrl”ctrl Ý  tmenu”menu Ý‹  thold”hold ݘ  tleft-alt”alt Ý8  tlid”lid Ý è   hsusb2-phy-pinsusb-nop-xceiv šü%ZÜfixed-regulator-usb_host_5vregulator-fixed ‹usb_host_5všLK@²LK@ ù   fixed-regulator-wg7210_enregulator-fixed‹vwlanšw@²w@ ÃP   üÜúfixed-regulator-wg7210_32kregulator-fixed ‹wg7210_32kšw@²w@   ÷  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,use_poweroffti,ramp_delay_valuebci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourcespi-cpolspi-cphalabelreset-gpiosremote-endpointti,dual-voltpbias-supplyvmmc-supplybus-widthcd-gpiosnon-removableti,non-removablecap-power-off-cardti,wl1251-has-eeprom#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda-supplyti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,default-triggerdefault-statelinux,codelinux,input-typeregulator-boot-onenable-active-highstartup-delay-us