Ð þí*^88( &%goldelico,gta04ti,omap3630ti,omap3 +7Goldelico GTA04A4/Letux 2804chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/serial@4806a000j/ocp@68000000/serial@4806c000r/ocp@68000000/serial@49020000z/ocp@68000000/serial@49042000‚/spi/td028ttec1@0 ‹/connectorcpus+cpu@0arm,cortex-a8”cpu ¤«cpu·“àÅÙäóÿ%pmu@54000000arm,cortex-a8-pmu T€debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus h +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus  +  pinmux@30 ti,omap3-padconfpinctrl-single 08+#2CXvÿ“default¡ÿïhsusb2-pins0«¤ ¦ ¨ ª ¬ ® ÿuart1-pins«RLÿéuart2-pins«JHÿêuart3-pins«npÿðmmc1-pins0«ÿbacklight-pinmux-pins«Šÿ/dss-dpi-pins૤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÿgps-pins«F ÿëhdq-pins«–ÿbmp085-pins«ÿøbma180-pins« ÿûitg3200-pins«ˆÿühmc5843-pins«ÿþpenirq-pins«dÿÿcamera-pins «ÜÞàâäæèêìîðòôöøúüþ mcbsp1-pins0«\^`bfhÿmcbsp2-pins « ÿ mcbsp3-pins «<�>@Bÿ mcbsp4-pins«TVZÿtwl4030-pins«°Aÿòscm_conf@270sysconsimple-bus p0+ p0ÿpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap °¿pbias_mmc_omap2430Æpbias_mmc_omap2430Õw@í-ÆÀÿclocks+clock@68 ti,clksel h+clock-mcbsp5-mux-fck@4 ti,composite-mux-clockmcbsp5_mux_fck¤ ÿ clock-mcbsp3-mux-fck@0 ti,composite-mux-clockmcbsp3_mux_fck¤ ÿclock-mcbsp4-mux-fck@2 ti,composite-mux-clockmcbsp4_mux_fck¤ ÿmcbsp5_fckti,composite-clock¤ ÿclock@4 ti,clksel +clock-mcbsp1-mux-fck@2 ti,composite-mux-clockmcbsp1_mux_fck¤ ÿclock-mcbsp2-mux-fck@6 ti,composite-mux-clockmcbsp2_mux_fck¤ ÿmcbsp1_fckti,composite-clock¤ ÿmcbsp2_fckti,composite-clock¤ÿ mcbsp3_fckti,composite-clock¤ÿ mcbsp4_fckti,composite-clock¤ÿclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single  \+#2CXvÿgpio1-pins«AAÿètwl4030-vpins-pins «ÿótarget-module@480a6000ti,sysc-omap2ti,sysc H `DH `HH `L%revsyscsyss/ <�J¤«ick+ H ` aes1@0 ti,omap3-aes PW  \txrxtarget-module@480c5000ti,sysc-omap2ti,sysc H PDH PHH PL%revsyscsyss/ <�J¤«ick+ H P aes2@0 ti,omap3-aes PWAB\txrxprm@48306000 ti,omap3-prm H0`@ clocks+virt_16_8m_ck fixed-clockfYÿosc_sys_ck@d40 ti,mux-clock¤  @ÿsys_ck@1270ti,divider-clock¤vƒ pŽÿ#sys_clkout1@d70ti,gate-clock¤  pvdpll3_x2_ckfixed-factor-clock¤¥°dpll3_m2x2_ckfixed-factor-clock¤ ¥°ÿ"dpll4_x2_ckfixed-factor-clock¤!¥°corex2_fckfixed-factor-clock¤"¥°ÿ$wkup_l4_ickfixed-factor-clock¤#¥°ÿccorex2_d3_fckfixed-factor-clock¤$¥°ÿ‹corex2_d5_fckfixed-factor-clock¤$¥°ÿŒclockdomainscm@48004000 ti,omap3-cm H@@clocks+dummy_apb_pclk fixed-clockfomap_32k_fck fixed-clockf€ÿIvirt_12m_ck fixed-clockf·ÿvirt_13m_ck fixed-clockfÆ]@ÿvirt_19200000_ck fixed-clockf$øÿvirt_26000000_ck fixed-clockfŒº€ÿvirt_38_4m_ck fixed-clockfIðÿdpll4_ck@d00ti,omap3-dpll-per-j-type-clock¤##  D 0ÿ!dpll4_m2_ck@d48ti,divider-clock¤!ƒ?  HŽÿ%dpll4_m2x2_mul_ckfixed-factor-clock¤%¥°ÿ&dpll4_m2x2_ck@d00ti,hsdiv-gate-clock¤&v  ºÿ'omap_96m_alwon_fckfixed-factor-clock¤'¥°ÿ3dpll3_ck@d00ti,omap3-dpll-core-clock¤##  @ 0ÿclock@1140 ti,clksel @+clock-dpll3-m3@16 ti,divider-clock dpll3_m3_ck¤ƒŽÿ-clock-dpll4-m6@24 ti,divider-clock dpll4_m6_ck¤!ƒ?Žÿ?clock-emu-src-mux@0  ti,mux-clockemu_src_mux_ck¤#()*ÿwclock-pclk-fck@8 ti,divider-clock pclk_fck¤+ƒŽclock-pclkx2-fck@6 ti,divider-clock pclkx2_fck¤+ƒŽclock-atclk-fck@4 ti,divider-clock atclk_fck¤+ƒŽclock-traceclk-src-fck@2  ti,mux-clocktraceclk_src_fck¤#()*ÿ,clock-traceclk-fck@11  ti,divider-clock traceclk_fck¤,ƒŽdpll3_m3x2_mul_ckfixed-factor-clock¤-¥°ÿ.dpll3_m3x2_ck@d00ti,hsdiv-gate-clock¤.v   ºÿ/emu_core_alwon_ckfixed-factor-clock¤/¥°ÿ(sys_altclk fixed-clockfÿ6mcbsp_clks fixed-clockfÿ core_ckfixed-factor-clock¤ ¥°ÿ0dpll1_fck@940ti,divider-clock¤0vƒ  @Žÿ1dpll1_ck@904ti,omap3-dpll-clock¤#1   $ @ 4ÿdpll1_x2_ckfixed-factor-clock¤¥°ÿ2dpll1_x2m2_ck@944ti,divider-clock¤2ƒ  DŽÿFcm_96m_fckfixed-factor-clock¤3¥°ÿ4clock@d40 ti,clksel  @+clock-dpll3-m2@27 ti,divider-clock dpll3_m2_ck¤ƒŽÿ clock-omap-96m-fck@6  ti,mux-clock omap_96m_fck¤4#ÿZclock-omap-54m-fck@5  ti,mux-clock omap_54m_fck¤56ÿBclock-omap-48m-fck@3  ti,mux-clock omap_48m_fck¤76ÿ:clock@e40 ti,clksel @+clock-dpll4-m3@8 ti,divider-clock dpll4_m3_ck¤!ƒ Žÿ8clock-dpll4-m4@0 ti,divider-clock dpll4_m4_ck¤!ƒŽÿ;dpll4_m3x2_mul_ckfixed-factor-clock¤8¥°ÿ9dpll4_m3x2_ck@d00ti,hsdiv-gate-clock¤9v  ºÿ5cm_96m_d2_fckfixed-factor-clock¤4¥°ÿ7omap_12m_fckfixed-factor-clock¤:¥°ÿ[dpll4_m4x2_mul_ckti,fixed-factor-clock¤;ÐÞëÿ<�dpll4_m4x2_ck@d00ti,gate-clock¤<�v  ºëÿ_dpll4_m5_ck@f40ti,divider-clock¤!ƒ? @Žÿ=dpll4_m5x2_mul_ckti,fixed-factor-clock¤=ÐÞëÿ>dpll4_m5x2_ck@d00ti,hsdiv-gate-clock¤>v  ºëÿ{dpll4_m6x2_mul_ckfixed-factor-clock¤?¥°ÿ@dpll4_m6x2_ck@d00ti,hsdiv-gate-clock¤@v  ºÿAemu_per_alwon_ckfixed-factor-clock¤A¥°ÿ)clock@d70 ti,clksel  p+clock-clkout2-src-gate@7  ti,composite-no-wait-gate-clockclkout2_src_gate_ck¤0ÿDclock-clkout2-src-mux@0 ti,composite-mux-clockclkout2_src_mux_ck¤0#4BÿEclock-sys-clkout2@3 ti,divider-clock sys_clkout2¤Cƒ@þclkout2_src_ckti,composite-clock¤DEÿCmpu_ckfixed-factor-clock¤F¥°ÿGarm_fck@924ti,divider-clock¤G  $ƒemu_mpu_alwon_ckfixed-factor-clock¤G¥°ÿ*clock@a40 ti,clksel  @+clock-l3-ick@0 ti,divider-clockl3_ick¤0ƒŽÿHclock-l4-ick@2 ti,divider-clockl4_ick¤HƒŽÿJclock-gpt10-mux-fck@6 ti,composite-mux-clockgpt10_mux_fck¤I#ÿWclock-gpt11-mux-fck@7 ti,composite-mux-clockgpt11_mux_fck¤I#ÿYclock-ssi-ssr-div-fck-3430es2@8 ti,composite-divider-clockssi_ssr_div_fck_3430es2¤$$ÿ€clock@c40 ti,clksel  @+clock-rm-ick@1 ti,divider-clockrm_ick¤JƒŽclock-gpt1-mux-fck@0 ti,composite-mux-clock gpt1_mux_fck¤I#ÿbclock-usim-mux-fck@3 ti,composite-mux-clock usim_mux_fck(¤#KLMNOPQRSŽÿ„clock@a00 ti,clksel  +clock-gpt10-gate-fck@11  ti,composite-gate-clockgpt10_gate_fck¤#ÿVclock-gpt11-gate-fck@12  ti,composite-gate-clockgpt11_gate_fck¤#ÿXclock-mmchs2-fck@25 ti,wait-gate-clock mmchs2_fck¤ÿºclock-mmchs1-fck@24 ti,wait-gate-clock mmchs1_fck¤ÿ»clock-i2c3-fck@17 ti,wait-gate-clock i2c3_fck¤ÿ¼clock-i2c2-fck@16 ti,wait-gate-clock i2c2_fck¤ÿ½clock-i2c1-fck@15 ti,wait-gate-clock i2c1_fck¤ÿ¾clock-mcbsp5-gate-fck@10  ti,composite-gate-clockmcbsp5_gate_fck¤ ÿ clock-mcbsp1-gate-fck@9  ti,composite-gate-clockmcbsp1_gate_fck¤ ÿ clock-mcspi4-fck@21 ti,wait-gate-clock mcspi4_fck¤Tÿ¿clock-mcspi3-fck@20 ti,wait-gate-clock mcspi3_fck¤TÿÀclock-mcspi2-fck@19 ti,wait-gate-clock mcspi2_fck¤TÿÁclock-mcspi1-fck@18 ti,wait-gate-clock mcspi1_fck¤TÿÂclock-uart2-fck@14 ti,wait-gate-clock uart2_fck¤TÿÃclock-uart1-fck@13  ti,wait-gate-clock uart1_fck¤TÿÄclock-hdq-fck@22 ti,wait-gate-clockhdq_fck¤UÿÅclock-modem-fck@31 ti,omap3-interface-clock modem_fck¤#ÿáclock-mspro-fck@23 ti,wait-gate-clock mspro_fck¤clock-ssi-ssr-gate-fck-3430es2@0  ti,composite-no-wait-gate-clockssi_ssr_gate_fck_3430es2¤$ÿclock-mmchs3-fck@30 ti,wait-gate-clock mmchs3_fck¤ÿÝgpt10_fckti,composite-clock¤VWgpt11_fckti,composite-clock¤XYcore_96m_fckfixed-factor-clock¤Z¥°ÿcore_48m_fckfixed-factor-clock¤:¥°ÿTcore_12m_fckfixed-factor-clock¤[¥°ÿUcore_l3_ickfixed-factor-clock¤H¥°ÿ\clock@a10 ti,clksel  +clock-sdrc-ick@1 ti,wait-gate-clock sdrc_ick¤\ÿclock-mmchs2-ick@25 ti,omap3-interface-clock mmchs2_ick¤]ÿÆclock-mmchs1-ick@24 ti,omap3-interface-clock mmchs1_ick¤]ÿÇclock-hdq-ick@22 ti,omap3-interface-clockhdq_ick¤]ÿÈclock-mcspi4-ick@21 ti,omap3-interface-clock mcspi4_ick¤]ÿÉclock-mcspi3-ick@20 ti,omap3-interface-clock mcspi3_ick¤]ÿÊclock-mcspi2-ick@19 ti,omap3-interface-clock mcspi2_ick¤]ÿËclock-mcspi1-ick@18 ti,omap3-interface-clock mcspi1_ick¤]ÿÌclock-i2c3-ick@17 ti,omap3-interface-clock i2c3_ick¤]ÿÍclock-i2c2-ick@16 ti,omap3-interface-clock i2c2_ick¤]ÿÎclock-i2c1-ick@15 ti,omap3-interface-clock i2c1_ick¤]ÿÏclock-uart2-ick@14 ti,omap3-interface-clock uart2_ick¤]ÿÐclock-uart1-ick@13  ti,omap3-interface-clock uart1_ick¤]ÿÑclock-gpt11-ick@12  ti,omap3-interface-clock gpt11_ick¤]ÿÒclock-gpt10-ick@11  ti,omap3-interface-clock gpt10_ick¤]ÿÓclock-mcbsp5-ick@10  ti,omap3-interface-clock mcbsp5_ick¤]ÿÔclock-mcbsp1-ick@9  ti,omap3-interface-clock mcbsp1_ick¤]ÿÕclock-omapctrl-ick@6 ti,omap3-interface-clock omapctrl_ick¤]ÿÖclock-aes2-ick@28 ti,omap3-interface-clock aes2_ick¤]ÿclock-sha12-ick@27 ti,omap3-interface-clock sha12_ick¤]ÿ×clock-icr-ick@29 ti,omap3-interface-clockicr_ick¤]clock-des2-ick@26 ti,omap3-interface-clock des2_ick¤]clock-mspro-ick@23 ti,omap3-interface-clock mspro_ick¤]clock-mailboxes-ick@7 ti,omap3-interface-clockmailboxes_ick¤]clock-sad2d-ick@3 ti,omap3-interface-clock sad2d_ick¤Hÿâclock-hsotgusb-ick-3430es2@4 "ti,omap3-hsotgusb-interface-clockhsotgusb_ick_3430es2¤\ÿclock-ssi-ick-3430es2@0 ti,omap3-ssi-interface-clockssi_ick_3430es2¤^ÿclock-mmchs3-ick@30 ti,omap3-interface-clock mmchs3_ick¤]ÿÜgpmc_fckfixed-factor-clock¤\¥°core_l4_ickfixed-factor-clock¤J¥°ÿ]clock@e00 ti,clksel +clock-dss-tv-fckti,gate-clock dss_tv_fck¤Bvÿµclock-dss-96m-fckti,gate-clock dss_96m_fck¤Zvÿ¶clock-dss2-alwon-fckti,gate-clockdss2_alwon_fck¤#vÿ·clock-dss1-alwon-fck-3430es2@0 ti,dss-gate-clockdss1_alwon_fck_3430es2¤_ëÿ¸dummy_ck fixed-clockfclock@c00 ti,clksel  +clock-gpt1-gate-fck@0 ti,composite-gate-clockgpt1_gate_fck¤#ÿaclock-gpio1-dbck@3 ti,gate-clock gpio1_dbck¤`ÿ¬clock-wdt2-fck@5 ti,wait-gate-clock wdt2_fck¤`ÿ­clock-sr1-fck@6 ti,wait-gate-clocksr1_fck¤#ÿ!clock-sr2-fck@7 ti,wait-gate-clocksr2_fck¤#ÿ clock-usim-gate-fck@9  ti,composite-gate-clockusim_gate_fck¤Zÿƒgpt1_fckti,composite-clock¤abÿwkup_32k_fckfixed-factor-clock¤I¥°ÿ`clock@c10 ti,clksel  +clock-wdt2-ick@5 ti,omap3-interface-clock wdt2_ick¤cÿ®clock-wdt1-ick@4 ti,omap3-interface-clock wdt1_ick¤cÿ¯clock-gpio1-ick@3 ti,omap3-interface-clock gpio1_ick¤cÿ°clock-omap-32ksync-ick@2 ti,omap3-interface-clockomap_32ksync_ick¤cÿ±clock-gpt12-ick@1 ti,omap3-interface-clock gpt12_ick¤cÿ²clock-gpt1-ick@0 ti,omap3-interface-clock gpt1_ick¤cÿ³clock-usim-ick@9  ti,omap3-interface-clock usim_ick¤cÿ´per_96m_fckfixed-factor-clock¤3¥°ÿ per_48m_fckfixed-factor-clock¤:¥°ÿdclock@1000 ti,clksel +clock-uart3-fck@11  ti,wait-gate-clock uart3_fck¤dÿ‘clock-gpt2-gate-fck@3 ti,composite-gate-clockgpt2_gate_fck¤#ÿfclock-gpt3-gate-fck@4 ti,composite-gate-clockgpt3_gate_fck¤#ÿhclock-gpt4-gate-fck@5 ti,composite-gate-clockgpt4_gate_fck¤#ÿjclock-gpt5-gate-fck@6 ti,composite-gate-clockgpt5_gate_fck¤#ÿlclock-gpt6-gate-fck@7 ti,composite-gate-clockgpt6_gate_fck¤#ÿnclock-gpt7-gate-fck@8 ti,composite-gate-clockgpt7_gate_fck¤#ÿpclock-gpt8-gate-fck@9  ti,composite-gate-clockgpt8_gate_fck¤#ÿrclock-gpt9-gate-fck@10  ti,composite-gate-clockgpt9_gate_fck¤#ÿtclock-gpio6-dbck@17 ti,gate-clock gpio6_dbck¤eÿ’clock-gpio5-dbck@16 ti,gate-clock gpio5_dbck¤eÿ“clock-gpio4-dbck@15 ti,gate-clock gpio4_dbck¤eÿ”clock-gpio3-dbck@14 ti,gate-clock gpio3_dbck¤eÿ•clock-gpio2-dbck@13  ti,gate-clock gpio2_dbck¤eÿ–clock-wdt3-fck@12  ti,wait-gate-clock wdt3_fck¤eÿ—clock-mcbsp2-gate-fck@0 ti,composite-gate-clockmcbsp2_gate_fck¤ ÿclock-mcbsp3-gate-fck@1 ti,composite-gate-clockmcbsp3_gate_fck¤ ÿclock-mcbsp4-gate-fck@2 ti,composite-gate-clockmcbsp4_gate_fck¤ ÿclock-uart4-fck@18 ti,wait-gate-clock uart4_fck¤dÿ«clock@1040 ti,clksel @+clock-gpt2-mux-fck@0 ti,composite-mux-clock gpt2_mux_fck¤I#ÿgclock-gpt3-mux-fck@1 ti,composite-mux-clock gpt3_mux_fck¤I#ÿiclock-gpt4-mux-fck@2 ti,composite-mux-clock gpt4_mux_fck¤I#ÿkclock-gpt5-mux-fck@3 ti,composite-mux-clock gpt5_mux_fck¤I#ÿmclock-gpt6-mux-fck@4 ti,composite-mux-clock gpt6_mux_fck¤I#ÿoclock-gpt7-mux-fck@5 ti,composite-mux-clock gpt7_mux_fck¤I#ÿqclock-gpt8-mux-fck@6 ti,composite-mux-clock gpt8_mux_fck¤I#ÿsclock-gpt9-mux-fck@7 ti,composite-mux-clock gpt9_mux_fck¤I#ÿugpt2_fckti,composite-clock¤fgÿgpt3_fckti,composite-clock¤higpt4_fckti,composite-clock¤jkgpt5_fckti,composite-clock¤lmgpt6_fckti,composite-clock¤nogpt7_fckti,composite-clock¤pqgpt8_fckti,composite-clock¤rsgpt9_fckti,composite-clock¤tuper_32k_alwon_fckfixed-factor-clock¤I¥°ÿeper_l4_ickfixed-factor-clock¤J¥°ÿvclock@1010 ti,clksel +clock-gpio6-ick@17 ti,omap3-interface-clock gpio6_ick¤vÿ˜clock-gpio5-ick@16 ti,omap3-interface-clock gpio5_ick¤vÿ™clock-gpio4-ick@15 ti,omap3-interface-clock gpio4_ick¤vÿšclock-gpio3-ick@14 ti,omap3-interface-clock gpio3_ick¤vÿ›clock-gpio2-ick@13  ti,omap3-interface-clock gpio2_ick¤vÿœclock-wdt3-ick@12  ti,omap3-interface-clock wdt3_ick¤vÿclock-uart3-ick@11  ti,omap3-interface-clock uart3_ick¤vÿžclock-uart4-ick@18 ti,omap3-interface-clock uart4_ick¤vÿŸclock-gpt9-ick@10  ti,omap3-interface-clock gpt9_ick¤vÿ clock-gpt8-ick@9  ti,omap3-interface-clock gpt8_ick¤vÿ¡clock-gpt7-ick@8 ti,omap3-interface-clock gpt7_ick¤vÿ¢clock-gpt6-ick@7 ti,omap3-interface-clock gpt6_ick¤vÿ£clock-gpt5-ick@6 ti,omap3-interface-clock gpt5_ick¤vÿ¤clock-gpt4-ick@5 ti,omap3-interface-clock gpt4_ick¤vÿ¥clock-gpt3-ick@4 ti,omap3-interface-clock gpt3_ick¤vÿ¦clock-gpt2-ick@3 ti,omap3-interface-clock gpt2_ick¤vÿ§clock-mcbsp2-ick@0 ti,omap3-interface-clock mcbsp2_ick¤vÿ¨clock-mcbsp3-ick@1 ti,omap3-interface-clock mcbsp3_ick¤vÿ©clock-mcbsp4-ick@2 ti,omap3-interface-clock mcbsp4_ick¤vÿªemu_src_ckti,clkdm-gate-clock¤wÿ+secure_32k_fck fixed-clockf€ÿxgpt12_fckfixed-factor-clock¤x¥°ÿwdt1_fckfixed-factor-clock¤x¥°security_l4_ick2fixed-factor-clock¤J¥°ÿyclock@a14 ti,clksel  +clock-aes1-ick@3 ti,omap3-interface-clock aes1_ick¤yÿclock-rng-ick@2 ti,omap3-interface-clockrng_ick¤yÿ clock-sha11-ick@1 ti,omap3-interface-clock sha11_ick¤yclock-des1-ick@0 ti,omap3-interface-clock des1_ick¤yclock-pka-ick@4 ti,omap3-interface-clockpka_ick¤zclock@f00 ti,clksel +clock-cam-mclk@0 ti,gate-clock cam_mclk¤{ëclock-csi2-96m-fck@1 ti,gate-clock csi2_96m_fck¤ÿßcam_ick@f10!ti,omap3-no-wait-interface-clock¤J vÿÞsecurity_l3_ickfixed-factor-clock¤H¥°ÿzssi_l4_ickfixed-factor-clock¤J¥°ÿ^sr_l4_ickfixed-factor-clock¤J¥°dpll2_fck@40ti,divider-clock¤0vƒ @Žÿ|dpll2_ck@4ti,omap3-dpll-clock¤#| $@4 2:ÿ}dpll2_m2_ck@44ti,divider-clock¤}ƒ DŽÿ~iva2_ck@0ti,wait-gate-clock¤~ vÿàclock@a18 ti,clksel  N+clock-mad2d-ick@3 ti,omap3-interface-clock mad2d_ick¤Hÿãclock-usbtll-ick@2 ti,omap3-interface-clock usbtll_ick¤]ÿÛssi_ssr_fck_3430es2ti,composite-clock¤€ÿssi_sst_fck_3430es2fixed-factor-clock¤¥°ÿsys_d2_ckfixed-factor-clock¤#¥°ÿKomap_96m_d2_fckfixed-factor-clock¤Z¥°ÿLomap_96m_d4_fckfixed-factor-clock¤Z¥°ÿMomap_96m_d8_fckfixed-factor-clock¤Z¥°ÿNomap_96m_d10_fckfixed-factor-clock¤Z¥° ÿOdpll5_m2_d4_ckfixed-factor-clock¤‚¥°ÿPdpll5_m2_d8_ckfixed-factor-clock¤‚¥°ÿQdpll5_m2_d16_ckfixed-factor-clock¤‚¥°ÿRdpll5_m2_d20_ckfixed-factor-clock¤‚¥°ÿSusim_fckti,composite-clock¤ƒ„dpll5_ck@d04ti,omap3-dpll-clock¤##   $ L 4 2ÿ…dpll5_m2_ck@d50ti,divider-clock¤…ƒ  PŽÿ‚sgx_gate_fck@b00ti,composite-gate-clock¤0v  ÿcore_d3_ckfixed-factor-clock¤0¥°ÿ†core_d4_ckfixed-factor-clock¤0¥°ÿ‡core_d6_ckfixed-factor-clock¤0¥°ÿˆomap_192m_alwon_fckfixed-factor-clock¤'¥°ÿ‰core_d2_ckfixed-factor-clock¤0¥°ÿŠsgx_mux_fck@b40ti,composite-mux-clock ¤†‡ˆ4‰Š‹Œ  @ÿŽsgx_fckti,composite-clock¤Žÿ"sgx_ick@b10ti,wait-gate-clock¤H  vÿäcpefuse_fck@a08ti,gate-clock¤#  vÿØts_fck@a08ti,gate-clock¤I  vÿÙusbtll_fck@a08ti,wait-gate-clock¤‚  vÿÚdss_ick_3430es2@e10ti,omap3-dss-interface-clock¤J vÿ¹usbhost_120m_fck@1400ti,gate-clock¤‚ vÿåusbhost_48m_fck@1400ti,dss-gate-clock¤: vÿæusbhost_ick@1410ti,omap3-dss-interface-clock¤J vÿçclockdomainscore_l3_clkdmti,clockdomain¤dpll3_clkdmti,clockdomain¤dpll1_clkdmti,clockdomain¤per_clkdmti,clockdomainl¤‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ª«emu_clkdmti,clockdomain¤+dpll4_clkdmti,clockdomain¤!wkup_clkdmti,clockdomain$¤¬­®¯°±²³´dss_clkdmti,clockdomain¤µ¶·¸¹core_l4_clkdmti,clockdomain”¤º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝcam_clkdmti,clockdomain¤Þßiva2_clkdmti,clockdomain¤àdpll2_clkdmti,clockdomain¤}d2d_clkdmti,clockdomain ¤áâãdpll5_clkdmti,clockdomain¤…sgx_clkdmti,clockdomain¤äusbhost_clkdmti,clockdomain ¤åæçtarget-module@48320000ti,sysc-omap2ti,sysc H2H2 %revsysc<�¤`±«fckick+ H2counter@0ti,omap-counter32k  interrupt-controller@48200000ti,omap3-intcC2 H ÿtarget-module@48056000ti,sysc-omap2ti,sysc H`H`,H`(%revsyscsyss/# [ <�J¤\«ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma  it `ÿgpio@48310000ti,omap3-gpio H1gpio1Ž °C2“default¡èÿ&gpio@49050000ti,omap3-gpio Igpio2 °C2ÿýgpio@49052000ti,omap3-gpio I gpio3 °C2gpio@49054000ti,omap3-gpio I@ gpio4 °C2ÿùgpio@49056000ti,omap3-gpio I`!gpio5 °C2ÿìgpio@49058000ti,omap3-gpio I€"gpio6 °C2ÿserial@4806a000ti,omap3-uart H  ¼HW12\txrxuart1fÜl“default¡éserial@4806c000ti,omap3-uart HÀ¼IW34\txrxuart2fÜl“default¡êgnsswi2wi,w2sg0004“default¡ë Ðìáíìîserial@49020000ti,omap3-uart I¼JïnW56\txrxuart3fÜl“default¡ði2c@48070000 ti,omap3-i2c H€8+i2c1f'¬@twl@48 H ¤ñ«fck ti,twl4030C2“default¡òóaudioti,twl4030-audio÷codecpowerti,twl4030-power-idlertcti,twl4030-rtc bciti,twl4030-bci 6ôDõ Pvaca0Ôm–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1Õ&% í-ÆÀregulator-vaux2ti,twl4030-vaux2Õ*¹€í*¹€xregulator-vaux3ti,twl4030-vaux3Õ&% í&% regulator-vaux4ti,twl4030-vaux4Õ*¹€í0°ÿregulator-vdd1ti,twl4030-vdd1Õ 'Àí ÿregulator-vdacti,twl4030-vdacÕw@íw@ÿregulator-vioti,twl4030-vioÿúregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1Õ:í0°ÿregulator-vmmc2ti,twl4030-vmmc2Õ:í0°regulator-vusb1v5ti,twl4030-vusb1v5ÿöregulator-vusb1v8ti,twl4030-vusb1v8ÿ÷regulator-vusb3v1ti,twl4030-vusb3v1ÿôregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2Õw@íw@xÿregulator-vsimti,twl4030-vsimÕ*¹€í0°ÿígpioti,twl4030-gpio °C2Œ—¡Ãtwl4030-usbti,twl4030-usb ¤ö²÷ÀôÎ×ÿpwmti,twl4030-pwmâpwmledti,twl4030-pwmledâpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadíý disabledmadcti,twl4030-madcÿõi2c@48072000 ti,omap3-i2c H €9+i2c2f€bmp085@77 bosch,bmp085 w“default¡ø ù)ú5úbma180@41 bosch,bma180 A“default¡û ùitg3200@68invensense,itg3200 h“default¡ü ýtca6507@45 ti,tca6507+ E °ÿ4led@0Agta04:red:aux led@1Agta04:green:aux led@3Agta04:red:power  Gdefault-onled@4Agta04:green:power led@6 gpiohmc5843@1ehoneywell,hmc5883l “default¡þ ùtsc2007@48 ti,tsc2007 H“default¡ÿ  Û]Xmà€€“è¬¿Ò ìm24lr64@50 atmel,24c64 Pi2c@48060000 ti,omap3-i2c H€=+i2c3f† mailbox@48094000ti,omap3-mailboxmailbox H @!mbox-dsp 3 >spi@48098000ti,omap2-mcspi H €A+mcspi1I@W#$%&'()* \tx0rx0tx1rx1tx2rx2tx3rx3 disabledspi@4809a000ti,omap2-mcspi H  B+mcspi2I W+,-.\tx0rx0tx1rx1 disabledspi@480b8000ti,omap2-mcspi H €[+mcspi3I W\tx0rx0tx1rx1 disabledspi@480ba000ti,omap2-mcspi H  0+mcspi4IWFG\tx0rx0 disabled1w@480b2000 ti,omap3-1w H :hdq1w“default¡mmc@4809c000ti,omap3-hsmmc H ÀSmmc1WW=>\txrxd“default¡q}‡˜mmc@480b4000ti,omap3-hsmmc H @Vmmc2W/0\txrxq}‡¢µmmc@480ad000ti,omap3-hsmmc H Ð^mmc3WMN\txrx disabledmmu@480bd400Àti,omap2-iommu H Ô€mmu_ispÍÿmmu@5d000000Àti,omap2-iommu ]€mmu_iva disabledwdt@48314000 ti,omap3-wdt H1@€ wd_timer2mcbsp@48074000ti,omap3-mcbsp H@ÿ%mpu ;<� Ýcommontxrxí€mcbsp1W \txrx¤«fckokayü“default¡target-module@480a0000ti,sysc-omap2ti,sysc H <�H @H D%revsyscsyss/<�J¤ «ick+ H rng@0 ti,omap2-rng  4mcbsp@49022000ti,omap3-mcbsp I ÿI€ÿ %mpusidetone>?Ýcommontxrxsidetoneímcbsp2mcbsp2_sidetoneW!"\txrx¤ ¨«fckickokay“default¡ ÿ'mcbsp@49024000ti,omap3-mcbsp I@ÿI ÿ %mpusidetoneYZÝcommontxrxsidetoneí€mcbsp3mcbsp3_sidetoneW\txrx¤ ©«fckickokayü“default¡ mcbsp@49026000ti,omap3-mcbsp I`ÿ%mpu 67 Ýcommontxrxí€mcbsp4W\txrx¤«fcküokay“default¡ÿ)mcbsp@48096000ti,omap3-mcbsp H `ÿ%mpu QR Ýcommontxrxí€mcbsp5W\txrx¤«fck disabledsham@480c3000ti,omap3-shamsham H 0d1WE\rxtarget-module@48318000ti,sysc-omap2-timerti,sysc H1€H1€H1€%revsyscsyss/' <�J¤³«fckick+ H1€ !timer@0ti,omap3430-timer €¤«fck%,;KItarget-module@49032000ti,sysc-omap2-timerti,sysc I I I %revsyscsyss/' <�J¤§«fckick+ I timer@0ti,omap3430-timer &timer@49034000ti,omap3430-timer I@'timer3timer@49036000ti,omap3430-timer I`(timer4timer@49038000ti,omap3430-timer I€)timer5btimer@4903a000ti,omap3430-timer I *timer6btimer@4903c000ti,omap3430-timer IÀ+timer7btimer@4903e000ti,omap3430-timer Ià,timer8obtimer@49040000ti,omap3430-timer I-timer9otimer@48086000ti,omap3430-timer H`.timer10otimer@48088000ti,omap3430-timer H€/timer11oÿ0target-module@48304000ti,sysc-omap2-timerti,sysc H0@H0@H0@%revsyscsyss/' <�J¤²«fckick+ H0@timer@0ti,omap3430-timer _,|usbhstll@48062000 ti,usbhs-tll H N usb_tll_hsusbhshost@48064000ti,usbhs-host H@ usb_host_hs+ Œehci-phyohci@48064400ti,ohci-omap3 HDL—ehci@48064800 ti,ehci-omap HHM¯gpmc@6e000000ti,omap3430-gpmcgpmc nÐW\rxtx´À+C2 °0ÿnand@0,0ti,omap2-nand   Òham1 âë+ú ,,,>M"`,s6‚(‘@ R±RÂ(Ôìx-loader@0 AX-Loader bootloaders@80000AU-Boot bootloaders_env@240000 AU-Boot Env $kernel@280000AKernel (`filesystem@880000 AFile System ˆtarget-module@480ab000ti,sysc-omap2ti,sysc H ´H ´H ´%revsyscsyss/ [ <�J«fck+ H °¤usb@0ti,omap3-musb \]Ýmcdmaý     (¯ 0usb2-phyÒ :2dss@48050000 ti,omap3-dss Hokay dss_core¤¸«fck+“default¡ @dispc@48050400ti,omap3-dispc H dss_dispc¤¸«fckencoder@4804fc00 ti,omap3-dsi HüHþ@Hÿ %protophypll disabled dss_dsi1¤¸· «fcksys_clk+encoder@48050800ti,omap3-rfbi H disabled dss_rfbi¤¸¹«fckickencoder@48050c00ti,omap3-venc H okay dss_venc¤µ¶«fcktv_dac_clk)portendpoint P ` lÿ2portendpoint P ÿ-ssi-controller@48058000 ti,omap3-ssissiokay H€H%sysgddGÝgdd_mpu+ ¤ «ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port H H¨%txrxCDssi-port@4805b000ti,omap3-ssi-port H°H¸%txrxEFserial@49042000ti,omap3-uart I PWQR\txrxuart4fÜlregulator-abb-mpu ti,abb-v1 Æabb_mpu_iva+ H0rðH0h%base-addressint-address Š¤# £ ´` ÄsO€7Èûÿpinmux@480025a0 ti,omap3-padconfpinctrl-single H% \+#2CXvÿ“default¡hsusb2-2-pins0«PRT V X Z ÿspi-gpio-pinmux-pins «8FHDÿ+isp@480bc000 ti,omap3-isp H ÀüH Ø Ð¿ð ×ports+port@0 endpoint ã ø}    , 8bandgap@48002524 H%$ti,omap36xx-bandgap Dÿ#target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core H °8%sysc/ <�¤ «fck+ H °smartreflex@0ti,omap3-smartreflex-core target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva H 8%sysc/ <�¤!«fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-iva target-module@50000000ti,sysc-omap4ti,sysc PþPþ %revsysc [ <�¤"ä«fckick+ Pgpu@0#ti,omap3630-gpuimg,powervr-sgx530 opp-tableoperating-points-v2-ti-cpu¿ÿopp-50-300000000 Zᣠassssss oÿÿÿÿ €opp-100-600000000 Z#ÃF aO€O€O€O€O€O€ oÿÿÿÿopp-130-800000000 Z/¯ a7È7È7È7È7È7È oÿÿÿÿopp-1000000000 Z;šÊ aûûûûûû oÿÿÿÿopp-supplyti,omap-opp-supply Œûthermal-zonescpu-thermal §ú ½è ËN  Ø#tripscpu_alert è8€ ôЛpassiveÿ$cpu_crit è_ ôÐ ›criticalcooling-mapsmap0 ÿ$ %ÿÿÿÿÿÿÿÿmemory@80000000”memory € fixedregulatorregulator-fixedÆldo_3v3Õ2Z í2Z xÿîoscillator fixed-clockfŒº€ÿñgpio-keys gpio-keysaux-buttonAaux © Û& antenna-detect gpio-keysgps-antenna-button AGPS_EXT_ANT ,   Ûì ì =  soundti,omap-twl4030 Ogta04 X'sound_telephonysimple-audio-card aGTA04 voice x( š( ¹i2s Ò ÷simple-audio-card,cpu )simple-audio-card,codec *ÿ(gsm_codecoption,gtm601üÿ*spi spi-gpio+“default¡+ #&  -& 8& C& Ltd028ttec1@0tpo,td028ttec1  \†  n w €,Alcdportendpoint P-ÿbacklightpwm-backlight Š.· backlight, ™ (2<�FPZd « “default¡/ÿ,pwm-11ti,omap-dmtimer-pwm Ä0â Îÿ.hsusb2-phy-pinsusb-nop-xceiv Þ×ÿconnectorcomposite-video-connectorAtvportendpoint P1ÿ3opa362 ti,opa362 ê&ports+port@0 endpoint P2ÿport@1 endpoint P3ÿ1wifi_pwrseqmmc-pwrseq-simple Þ4ÿpinmux@48002274pinctrl-single H"t+ ÷X v#“default¡5mcbsp1-devconf0-pins ÿ5pinmux@480022d8pinctrl-single H"Ø+ ÷X v#“default¡6tv-acbias-devconf1-pins ÿ6 compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedsirf,onoff-gpioslna-supplyvcc-supplyti,enable-vibrati,ramp_delay_valueti,system-power-controllerbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellsvdda-supplyvddd-supplylabellinux,default-triggerti,x-plate-ohmstouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressuretouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-inverted-y#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthti,non-removablebroken-cdcap-power-off-cardmmc-pwrseq#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-off-nsgpmc,we-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyremote-endpointti,channelsti,invert-polaritydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typeti,isp-clock-divisorti,strobe-modedata-shifthsync-activevsync-activedata-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,codewakeup-sourcelinux,input-typedebounce-intervalti,modelti,mcbspsimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,formatsimple-audio-card,bitclock-inversionsimple-audio-card,frame-inversionsound-daisck-gpiosmiso-gpiosmosi-gpioscs-gpiosnum-chipselectsspi-max-frequencyspi-cpolspi-cphabacklightpwmspwm-namesbrightness-levelsdefault-brightness-levelti,timersti,clock-sourcereset-gpiosenable-gpiospinctrl-single,bit-per-muxpinctrl-single,bits