Ð
þí³8t( ?<�9ti,omap3-beagle-ab4ti,omap3-beagleti,omap3430ti,omap3+7TI OMAP3 BeagleBoard A to B4chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/connector0|/connector1cpus+cpu@0arm,cortex-a8…cpu‘•œcpu¨“à¶ÊÙåpmu@54000000arm,cortex-a8-pmu‘T€íødebugsssocti,omap-inframpu
ti,omap3-mpuømpuiva
ti,iva2.2øivadsp
ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus‘hí
+øl3_mainl4@48000000ti,omap3-l4-coresimple-bus+Hscm@2000ti,omap3-scmsimple-bus‘ + pinmux@30 ti,omap3-padconfpinctrl-single‘08+ )>\ÿydefault‡åçhsusb2-pins0‘¤¦¨ª¬®åuart3-pins‘nApåètfp410-pins‘–ådss-dpi-pinsà‘¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚåþtwl4030-pins‘°Aåéscm_conf@270sysconsimple-bus‘p0+p0åpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap‘°¥pbias_mmc_omap2430¬pbias_mmc_omap2430»w@Ó-ÆÀåïclocks+clock@68
ti,clksel‘hë+clock-mcbsp5-mux-fck@4‘ëti,composite-mux-clockømcbsp5_mux_fck•åclock-mcbsp3-mux-fck@0‘ëti,composite-mux-clockømcbsp3_mux_fck• åclock-mcbsp4-mux-fck@2‘ëti,composite-mux-clockømcbsp4_mux_fck• åmcbsp5_fckëti,composite-clock•
å÷clock@4
ti,clksel‘ë+clock-mcbsp1-mux-fck@2‘ëti,composite-mux-clockømcbsp1_mux_fck•å
clock-mcbsp2-mux-fck@6‘ëti,composite-mux-clockømcbsp2_mux_fck• åmcbsp1_fckëti,composite-clock•
åòmcbsp2_fckëti,composite-clock•åômcbsp3_fckëti,composite-clock•åõmcbsp4_fckëti,composite-clock•åöclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single‘
\+ )>\ÿgpio1-pins‘Aåætwl4030-vpins-pins ‘åêtarget-module@480a6000ti,sysc-omap2ti,sysc‘H
`DH
`HH
`Lrevsyscsyss"0•œick+H
` aes1@0
ti,omap3-aes‘Pí=
Btxrxtarget-module@480c5000ti,sysc-omap2ti,sysc‘HPDHPHHPLrevsyscsyss"0•œick+HP aes2@0
ti,omap3-aes‘Pí=ABBtxrxprm@48306000
ti,omap3-prm‘H0`@íclocks+virt_16_8m_ckëfixed-clockLYåosc_sys_ck@d40ë
ti,mux-clock•‘
@åsys_ck@1270ëti,divider-clock•\i‘ptå"sys_clkout1@d70ëti,gate-clock•‘
p\dpll3_x2_ckëfixed-factor-clock•‹–dpll3_m2x2_ckëfixed-factor-clock•‹–å!dpll4_x2_ckëfixed-factor-clock• ‹–corex2_fckëfixed-factor-clock•!‹–å#wkup_l4_ickëfixed-factor-clock•"‹–åbcorex2_d3_fckëfixed-factor-clock•#‹–åŠcorex2_d5_fckëfixed-factor-clock•#‹–å‹clockdomainscm@48004000ti,omap3-cm‘H@@clocks+dummy_apb_pclkëfixed-clockLomap_32k_fckëfixed-clockL€åHvirt_12m_ckëfixed-clockL·åvirt_13m_ckëfixed-clockLÆ]@åvirt_19200000_ckëfixed-clockL$øåvirt_26000000_ckëfixed-clockLŒº€åvirt_38_4m_ckëfixed-clockLIðådpll4_ck@d00ëti,omap3-dpll-per-clock•""‘
D
0å dpll4_m2_ck@d48ëti,divider-clock• i?‘
Htå$dpll4_m2x2_mul_ckëfixed-factor-clock•$‹–å%dpll4_m2x2_ck@d00ëti,gate-clock•%\‘
å&omap_96m_alwon_fckëfixed-factor-clock•&‹–å2dpll3_ck@d00ëti,omap3-dpll-core-clock•""‘
@
0åclock@1140
ti,clksel‘@ë+clock-dpll3-m3@16‘ëti,divider-clockødpll3_m3_ck•itå,clock-dpll4-m6@24‘ëti,divider-clockødpll4_m6_ck• i?tå>clock-emu-src-mux@0‘ë
ti,mux-clockøemu_src_mux_ck•"'()åvclock-pclk-fck@8‘ëti,divider-clock øpclk_fck•*itclock-pclkx2-fck@6‘ëti,divider-clockøpclkx2_fck•*itclock-atclk-fck@4‘ëti,divider-clock
øatclk_fck•*itclock-traceclk-src-fck@2‘ë
ti,mux-clockøtraceclk_src_fck•"'()å+clock-traceclk-fck@11‘ëti,divider-clock
øtraceclk_fck•+itdpll3_m3x2_mul_ckëfixed-factor-clock•,‹–å-dpll3_m3x2_ck@d00ëti,gate-clock•-\‘
å.emu_core_alwon_ckëfixed-factor-clock•.‹–å'sys_altclkëfixed-clockLå5mcbsp_clksëfixed-clockLåcore_ckëfixed-factor-clock•‹–å/dpll1_fck@940ëti,divider-clock•/\i‘ @tå0dpll1_ck@904ëti,omap3-dpll-clock•"0‘ $ @ 4ådpll1_x2_ckëfixed-factor-clock•‹–å1dpll1_x2m2_ck@944ëti,divider-clock•1i‘ DtåEcm_96m_fckëfixed-factor-clock•2‹–å3clock@d40
ti,clksel‘
@ë+clock-dpll3-m2@27‘ëti,divider-clockødpll3_m2_ck•itåclock-omap-96m-fck@6‘ë
ti,mux-clock
øomap_96m_fck•3"åYclock-omap-54m-fck@5‘ë
ti,mux-clock
øomap_54m_fck•45åAclock-omap-48m-fck@3‘ë
ti,mux-clock
øomap_48m_fck•65å9clock@e40
ti,clksel‘@ë+clock-dpll4-m3@8‘ëti,divider-clockødpll4_m3_ck• i tå7clock-dpll4-m4@0‘ëti,divider-clockødpll4_m4_ck• itå:dpll4_m3x2_mul_ckëfixed-factor-clock•7‹–å8dpll4_m3x2_ck@d00ëti,gate-clock•8\‘
å4cm_96m_d2_fckëfixed-factor-clock•3‹–å6omap_12m_fckëfixed-factor-clock•9‹–åZdpll4_m4x2_mul_ckëti,fixed-factor-clock•:¶ÄÑå;dpll4_m4x2_ck@d00ëti,gate-clock•;\‘
Ñå^dpll4_m5_ck@f40ëti,divider-clock• i?‘@tå<�dpll4_m5x2_mul_ckëti,fixed-factor-clock•<�¶ÄÑå=dpll4_m5x2_ck@d00ëti,gate-clock•=\‘
Ñåzdpll4_m6x2_mul_ckëfixed-factor-clock•>‹–å?dpll4_m6x2_ck@d00ëti,gate-clock•?\‘
å@emu_per_alwon_ckëfixed-factor-clock•@‹–å(clock@d70
ti,clksel‘
pë+clock-clkout2-src-gate@7‘ë ti,composite-no-wait-gate-clockøclkout2_src_gate_ck•/åCclock-clkout2-src-mux@0‘ëti,composite-mux-clockøclkout2_src_mux_ck•/"3AåDclock-sys-clkout2@3‘ëti,divider-clockøsys_clkout2•Bi@äclkout2_src_ckëti,composite-clock•CDåBmpu_ckëfixed-factor-clock•E‹–åFarm_fck@924ëti,divider-clock•F‘ $iemu_mpu_alwon_ckëfixed-factor-clock•F‹–å)clock@a40
ti,clksel‘
@ë+clock-l3-ick@0‘ëti,divider-clockøl3_ick•/itåGclock-l4-ick@2‘ëti,divider-clockøl4_ick•GitåIclock-gpt10-mux-fck@6‘ëti,composite-mux-clockøgpt10_mux_fck•H"åVclock-gpt11-mux-fck@7‘ëti,composite-mux-clockøgpt11_mux_fck•H"åXclock-ssi-ssr-div-fck-3430es2@8‘ëti,composite-divider-clockøssi_ssr_div_fck_3430es2•#$úåclock@c40
ti,clksel‘@ë+clock-rm-ick@1‘ëti,divider-clockørm_ick•Iitclock-gpt1-mux-fck@0‘ëti,composite-mux-clock
øgpt1_mux_fck•H"åaclock-usim-mux-fck@3‘ëti,composite-mux-clock
øusim_mux_fck(•"JKLMNOPQRtåƒclock@a00
ti,clksel‘
ë+clock-gpt10-gate-fck@11‘ëti,composite-gate-clockøgpt10_gate_fck•"åUclock-gpt11-gate-fck@12‘ëti,composite-gate-clockøgpt11_gate_fck•"åWclock-mmchs2-fck@25‘ëti,wait-gate-clockømmchs2_fck•å¸clock-mmchs1-fck@24‘ëti,wait-gate-clockømmchs1_fck•å¹clock-i2c3-fck@17‘ëti,wait-gate-clock øi2c3_fck•åºclock-i2c2-fck@16‘ëti,wait-gate-clock øi2c2_fck•å»clock-i2c1-fck@15‘ëti,wait-gate-clock øi2c1_fck•å¼clock-mcbsp5-gate-fck@10‘
ëti,composite-gate-clockømcbsp5_gate_fck•å
clock-mcbsp1-gate-fck@9‘ ëti,composite-gate-clockømcbsp1_gate_fck•åclock-mcspi4-fck@21‘ëti,wait-gate-clockømcspi4_fck•Så½clock-mcspi3-fck@20‘ëti,wait-gate-clockømcspi3_fck•Så¾clock-mcspi2-fck@19‘ëti,wait-gate-clockømcspi2_fck•Så¿clock-mcspi1-fck@18‘ëti,wait-gate-clockømcspi1_fck•SåÀclock-uart2-fck@14‘ëti,wait-gate-clock
øuart2_fck•SåÁclock-uart1-fck@13‘
ëti,wait-gate-clock
øuart1_fck•SåÂclock-hdq-fck@22‘ëti,wait-gate-clockøhdq_fck•TåÃclock-modem-fck@31‘ëti,omap3-interface-clock
ømodem_fck•"åßclock-mspro-fck@23‘ëti,wait-gate-clock
ømspro_fck•clock-ssi-ssr-gate-fck-3430es2@0‘ë ti,composite-no-wait-gate-clockøssi_ssr_gate_fck_3430es2•#å~clock-mmchs3-fck@30‘ëti,wait-gate-clockømmchs3_fck•åÛgpt10_fckëti,composite-clock•UVgpt11_fckëti,composite-clock•WXcore_96m_fckëfixed-factor-clock•Y‹–åcore_48m_fckëfixed-factor-clock•9‹–åScore_12m_fckëfixed-factor-clock•Z‹–åTcore_l3_ickëfixed-factor-clock•G‹–å[clock@a10
ti,clksel‘
ë+clock-sdrc-ick@1‘ëti,wait-gate-clock øsdrc_ick•[åŽclock-mmchs2-ick@25‘ëti,omap3-interface-clockømmchs2_ick•\åÄclock-mmchs1-ick@24‘ëti,omap3-interface-clockømmchs1_ick•\åÅclock-hdq-ick@22‘ëti,omap3-interface-clockøhdq_ick•\åÆclock-mcspi4-ick@21‘ëti,omap3-interface-clockømcspi4_ick•\åÇclock-mcspi3-ick@20‘ëti,omap3-interface-clockømcspi3_ick•\åÈclock-mcspi2-ick@19‘ëti,omap3-interface-clockømcspi2_ick•\åÉclock-mcspi1-ick@18‘ëti,omap3-interface-clockømcspi1_ick•\åÊclock-i2c3-ick@17‘ëti,omap3-interface-clock øi2c3_ick•\åËclock-i2c2-ick@16‘ëti,omap3-interface-clock øi2c2_ick•\åÌclock-i2c1-ick@15‘ëti,omap3-interface-clock øi2c1_ick•\åÍclock-uart2-ick@14‘ëti,omap3-interface-clock
øuart2_ick•\åÎclock-uart1-ick@13‘
ëti,omap3-interface-clock
øuart1_ick•\åÏclock-gpt11-ick@12‘ëti,omap3-interface-clock
øgpt11_ick•\åÐclock-gpt10-ick@11‘ëti,omap3-interface-clock
øgpt10_ick•\åÑclock-mcbsp5-ick@10‘
ëti,omap3-interface-clockømcbsp5_ick•\åÒclock-mcbsp1-ick@9‘ ëti,omap3-interface-clockømcbsp1_ick•\åÓclock-omapctrl-ick@6‘ëti,omap3-interface-clock
øomapctrl_ick•\åÔclock-aes2-ick@28‘ëti,omap3-interface-clock øaes2_ick•\åclock-sha12-ick@27‘ëti,omap3-interface-clock
øsha12_ick•\åÕclock-icr-ick@29‘ëti,omap3-interface-clockøicr_ick•\clock-des2-ick@26‘ëti,omap3-interface-clock ødes2_ick•\clock-mspro-ick@23‘ëti,omap3-interface-clock
ømspro_ick•\clock-mailboxes-ick@7‘ëti,omap3-interface-clockømailboxes_ick•\clock-sad2d-ick@3‘ëti,omap3-interface-clock
øsad2d_ick•Gåàclock-hsotgusb-ick-3430es2@4‘ë"ti,omap3-hsotgusb-interface-clockøhsotgusb_ick_3430es2•[åclock-ssi-ick-3430es2@0‘ëti,omap3-ssi-interface-clockøssi_ick_3430es2•]åclock-mmchs3-ick@30‘ëti,omap3-interface-clockømmchs3_ick•\åÚgpmc_fckëfixed-factor-clock•[‹–core_l4_ickëfixed-factor-clock•I‹–å\clock@e00
ti,clksel‘ë+clock-dss-tv-fckëti,gate-clockødss_tv_fck•A\å³clock-dss-96m-fckëti,gate-clockødss_96m_fck•Y\å´clock-dss2-alwon-fckëti,gate-clockødss2_alwon_fck•"\åµclock-dss1-alwon-fck-3430es2@0‘ëti,dss-gate-clockødss1_alwon_fck_3430es2•^Ñå¶dummy_ckëfixed-clockLclock@c00
ti,clksel‘ë+clock-gpt1-gate-fck@0‘ëti,composite-gate-clockøgpt1_gate_fck•"å`clock-gpio1-dbck@3‘ëti,gate-clockøgpio1_dbck•_åªclock-wdt2-fck@5‘ëti,wait-gate-clock øwdt2_fck•_å«clock-sr1-fck@6‘ëti,wait-gate-clockøsr1_fck•"åclock-sr2-fck@7‘ëti,wait-gate-clockøsr2_fck•"åclock-usim-gate-fck@9‘ ëti,composite-gate-clockøusim_gate_fck•Yå‚gpt1_fckëti,composite-clock•`aåøwkup_32k_fckëfixed-factor-clock•H‹–å_clock@c10
ti,clksel‘ë+clock-wdt2-ick@5‘ëti,omap3-interface-clock øwdt2_ick•bå¬clock-wdt1-ick@4‘ëti,omap3-interface-clock øwdt1_ick•båclock-gpio1-ick@3‘ëti,omap3-interface-clock
øgpio1_ick•bå®clock-omap-32ksync-ick@2‘ëti,omap3-interface-clockøomap_32ksync_ick•bå¯clock-gpt12-ick@1‘ëti,omap3-interface-clock
øgpt12_ick•bå°clock-gpt1-ick@0‘ëti,omap3-interface-clock øgpt1_ick•bå±clock-usim-ick@9‘ ëti,omap3-interface-clock øusim_ick•bå²per_96m_fckëfixed-factor-clock•2‹–å per_48m_fckëfixed-factor-clock•9‹–åcclock@1000
ti,clksel‘ë+clock-uart3-fck@11‘ëti,wait-gate-clock
øuart3_fck•cåclock-gpt2-gate-fck@3‘ëti,composite-gate-clockøgpt2_gate_fck•"åeclock-gpt3-gate-fck@4‘ëti,composite-gate-clockøgpt3_gate_fck•"ågclock-gpt4-gate-fck@5‘ëti,composite-gate-clockøgpt4_gate_fck•"åiclock-gpt5-gate-fck@6‘ëti,composite-gate-clockøgpt5_gate_fck•"åkclock-gpt6-gate-fck@7‘ëti,composite-gate-clockøgpt6_gate_fck•"åmclock-gpt7-gate-fck@8‘ëti,composite-gate-clockøgpt7_gate_fck•"åoclock-gpt8-gate-fck@9‘ ëti,composite-gate-clockøgpt8_gate_fck•"åqclock-gpt9-gate-fck@10‘
ëti,composite-gate-clockøgpt9_gate_fck•"åsclock-gpio6-dbck@17‘ëti,gate-clockøgpio6_dbck•då‘clock-gpio5-dbck@16‘ëti,gate-clockøgpio5_dbck•då’clock-gpio4-dbck@15‘ëti,gate-clockøgpio4_dbck•då“clock-gpio3-dbck@14‘ëti,gate-clockøgpio3_dbck•då”clock-gpio2-dbck@13‘
ëti,gate-clockøgpio2_dbck•då•clock-wdt3-fck@12‘ëti,wait-gate-clock øwdt3_fck•då–clock-mcbsp2-gate-fck@0‘ëti,composite-gate-clockømcbsp2_gate_fck•åclock-mcbsp3-gate-fck@1‘ëti,composite-gate-clockømcbsp3_gate_fck•åclock-mcbsp4-gate-fck@2‘ëti,composite-gate-clockømcbsp4_gate_fck•åclock@1040
ti,clksel‘@ë+clock-gpt2-mux-fck@0‘ëti,composite-mux-clock
øgpt2_mux_fck•H"åfclock-gpt3-mux-fck@1‘ëti,composite-mux-clock
øgpt3_mux_fck•H"åhclock-gpt4-mux-fck@2‘ëti,composite-mux-clock
øgpt4_mux_fck•H"åjclock-gpt5-mux-fck@3‘ëti,composite-mux-clock
øgpt5_mux_fck•H"ålclock-gpt6-mux-fck@4‘ëti,composite-mux-clock
øgpt6_mux_fck•H"ånclock-gpt7-mux-fck@5‘ëti,composite-mux-clock
øgpt7_mux_fck•H"åpclock-gpt8-mux-fck@6‘ëti,composite-mux-clock
øgpt8_mux_fck•H"årclock-gpt9-mux-fck@7‘ëti,composite-mux-clock
øgpt9_mux_fck•H"åtgpt2_fckëti,composite-clock•efåùgpt3_fckëti,composite-clock•ghgpt4_fckëti,composite-clock•ijgpt5_fckëti,composite-clock•klgpt6_fckëti,composite-clock•mngpt7_fckëti,composite-clock•opgpt8_fckëti,composite-clock•qrgpt9_fckëti,composite-clock•stper_32k_alwon_fckëfixed-factor-clock•H‹–ådper_l4_ickëfixed-factor-clock•I‹–åuclock@1010
ti,clksel‘ë+clock-gpio6-ick@17‘ëti,omap3-interface-clock
øgpio6_ick•uå—clock-gpio5-ick@16‘ëti,omap3-interface-clock
øgpio5_ick•uå˜clock-gpio4-ick@15‘ëti,omap3-interface-clock
øgpio4_ick•uå™clock-gpio3-ick@14‘ëti,omap3-interface-clock
øgpio3_ick•uåšclock-gpio2-ick@13‘
ëti,omap3-interface-clock
øgpio2_ick•uå›clock-wdt3-ick@12‘ëti,omap3-interface-clock øwdt3_ick•uåœclock-uart3-ick@11‘ëti,omap3-interface-clock
øuart3_ick•uåclock-uart4-ick@18‘ëti,omap3-interface-clock
øuart4_ick•uåžclock-gpt9-ick@10‘
ëti,omap3-interface-clock øgpt9_ick•uåŸclock-gpt8-ick@9‘ ëti,omap3-interface-clock øgpt8_ick•uå clock-gpt7-ick@8‘ëti,omap3-interface-clock øgpt7_ick•uå¡clock-gpt6-ick@7‘ëti,omap3-interface-clock øgpt6_ick•uå¢clock-gpt5-ick@6‘ëti,omap3-interface-clock øgpt5_ick•uå£clock-gpt4-ick@5‘ëti,omap3-interface-clock øgpt4_ick•uå¤clock-gpt3-ick@4‘ëti,omap3-interface-clock øgpt3_ick•uå¥clock-gpt2-ick@3‘ëti,omap3-interface-clock øgpt2_ick•uå¦clock-mcbsp2-ick@0‘ëti,omap3-interface-clockømcbsp2_ick•uå§clock-mcbsp3-ick@1‘ëti,omap3-interface-clockømcbsp3_ick•uå¨clock-mcbsp4-ick@2‘ëti,omap3-interface-clockømcbsp4_ick•uå©emu_src_ckëti,clkdm-gate-clock•vå*secure_32k_fckëfixed-clockL€åwgpt12_fckëfixed-factor-clock•w‹–åúwdt1_fckëfixed-factor-clock•w‹–security_l4_ick2ëfixed-factor-clock•I‹–åxclock@a14
ti,clksel‘
ë+clock-aes1-ick@3‘ëti,omap3-interface-clock øaes1_ick•xåclock-rng-ick@2‘ëti,omap3-interface-clockørng_ick•xåóclock-sha11-ick@1‘ëti,omap3-interface-clock
øsha11_ick•xclock-des1-ick@0‘ëti,omap3-interface-clock ødes1_ick•xclock-pka-ick@4‘ëti,omap3-interface-clockøpka_ick•yclock@f00
ti,clksel‘ë+clock-cam-mclk@0‘ëti,gate-clock øcam_mclk•zÑclock-csi2-96m-fck@1‘ëti,gate-clock
øcsi2_96m_fck•åÝcam_ick@f10ë!ti,omap3-no-wait-interface-clock•I‘\åÜsecurity_l3_ickëfixed-factor-clock•G‹–åyssi_l4_ickëfixed-factor-clock•I‹–å]sr_l4_ickëfixed-factor-clock•I‹–dpll2_fck@40ëti,divider-clock•/\i‘@tå{dpll2_ck@4ëti,omap3-dpll-clock•"{‘$@4 å|dpll2_m2_ck@44ëti,divider-clock•|i‘Dtå}iva2_ck@0ëti,wait-gate-clock•}‘\åÞclock@a18
ti,clksel‘
ë4+clock-mad2d-ick@3‘ëti,omap3-interface-clock
ømad2d_ick•Gåáclock-usbtll-ick@2‘ëti,omap3-interface-clockøusbtll_ick•\åÙssi_ssr_fck_3430es2ëti,composite-clock•~å€ssi_sst_fck_3430es2ëfixed-factor-clock•€‹–åsys_d2_ckëfixed-factor-clock•"‹–åJomap_96m_d2_fckëfixed-factor-clock•Y‹–åKomap_96m_d4_fckëfixed-factor-clock•Y‹–åLomap_96m_d8_fckëfixed-factor-clock•Y‹–åMomap_96m_d10_fckëfixed-factor-clock•Y‹–
åNdpll5_m2_d4_ckëfixed-factor-clock•‹–åOdpll5_m2_d8_ckëfixed-factor-clock•‹–åPdpll5_m2_d16_ckëfixed-factor-clock•‹–åQdpll5_m2_d20_ckëfixed-factor-clock•‹–åRusim_fckëti,composite-clock•‚ƒdpll5_ck@d04ëti,omap3-dpll-clock•""‘
$
L
4å„dpll5_m2_ck@d50ëti,divider-clock•„i‘
Ptåsgx_gate_fck@b00ëti,composite-gate-clock•/\‘åŒcore_d3_ckëfixed-factor-clock•/‹–å…core_d4_ckëfixed-factor-clock•/‹–å†core_d6_ckëfixed-factor-clock•/‹–å‡omap_192m_alwon_fckëfixed-factor-clock•&‹–åˆcore_d2_ckëfixed-factor-clock•/‹–å‰sgx_mux_fck@b40ëti,composite-mux-clock •…†‡3ˆ‰Š‹‘@åsgx_fckëti,composite-clock•Œåsgx_ick@b10ëti,wait-gate-clock•G‘\åâcpefuse_fck@a08ëti,gate-clock•"‘
\åÖts_fck@a08ëti,gate-clock•H‘
\å×usbtll_fck@a08ëti,wait-gate-clock•‘
\åØdss_ick_3430es2@e10ëti,omap3-dss-interface-clock•I‘\å·usbhost_120m_fck@1400ëti,gate-clock•‘\åãusbhost_48m_fck@1400ëti,dss-gate-clock•9‘\åäusbhost_ick@1410ëti,omap3-dss-interface-clock•I‘\ååclockdomainscore_l3_clkdmti,clockdomain•Ždpll3_clkdmti,clockdomain•dpll1_clkdmti,clockdomain•per_clkdmti,clockdomainh•‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©emu_clkdmti,clockdomain•*dpll4_clkdmti,clockdomain• wkup_clkdmti,clockdomain$•ª«¬®¯°±²dss_clkdmti,clockdomain•³´µ¶·core_l4_clkdmti,clockdomain”•¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛcam_clkdmti,clockdomain•ÜÝiva2_clkdmti,clockdomain•Þdpll2_clkdmti,clockdomain•|d2d_clkdmti,clockdomain•ßàádpll5_clkdmti,clockdomain•„sgx_clkdmti,clockdomain•âusbhost_clkdmti,clockdomain•ãäåtarget-module@48320000ti,sysc-omap2ti,sysc‘H2H2 revsysc"•_¯œfckick+H2counter@0ti,omap-counter32k‘ Adisabledinterrupt-controller@48200000ti,omap3-intc)‘H åtarget-module@48056000ti,sysc-omap2ti,sysc‘H`H`,H`(revsyscsyss#H"0•[œick+H`dma-controller@0ti,omap3430-sdmati,omap-sdma‘í
Va n`ågpio@48310000ti,omap3-gpio‘H1íøgpio1{)ydefault‡æågpio@49050000ti,omap3-gpio‘Iíøgpio2)gpio@49052000ti,omap3-gpio‘I íøgpio3)gpio@49054000ti,omap3-gpio‘I@í øgpio4)gpio@49056000ti,omap3-gpio‘I`í!øgpio5)å
gpio@49058000ti,omap3-gpio‘I€í"øgpio6)åserial@4806a000ti,omap3-uart‘H ©H=12Btxrxøuart1LÜlserial@4806c000ti,omap3-uart‘HÀ©I=34Btxrxøuart2LÜlserial@49020000ti,omap3-uart‘I©Jçn=56Btxrxøuart3LÜlydefault‡èi2c@48070000
ti,omap3-i2c‘H€í8+øi2c1L'¬@twl@48‘Híti,twl4030)ydefault‡éêaudioti,twl4030-audiocodecrtcti,twl4030-rtcíbciti,twl4030-bcií ½ëËì×vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 ¬vdd_ehci»w@Ów@èregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1» 'ÀÓ åregulator-vdacti,twl4030-vdac»w@Ów@åÿregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1»:Ó0°åðregulator-vmmc2ti,twl4030-vmmc2»:Ó0°regulator-vusb1v5ti,twl4030-vusb1v5åíregulator-vusb1v8ti,twl4030-vusb1v8åîregulator-vusb3v1ti,twl4030-vusb3v1åëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2»w@Ów@èregulator-vsimti,twl4030-vsim»w@Ó-ÆÀåñgpioti,twl4030-gpio)ü¡Äåtwl4030-usbti,twl4030-usbí
í.î<�ëJSåýpwmti,twl4030-pwm^pwmledti,twl4030-pwmled^pwrbuttonti,twl4030-pwrbuttoníkeypadti,twl4030-keypadíiymadcti,twl4030-madcíŒåìi2c@48072000
ti,omap3-i2c‘H €í9+øi2c2i2c@48060000
ti,omap3-i2c‘H€í=+øi2c3L† åmailbox@48094000ti,omap3-mailboxømailbox‘H @힪¼mbox-dspÎÙspi@48098000ti,omap2-mcspi‘H €íA+ømcspi1ä@=#$%&'()* Btx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi‘H íB+ømcspi2ä =+,-.Btx0rx0tx1rx1spi@480b8000ti,omap2-mcspi‘H€í[+ømcspi3ä =Btx0rx0tx1rx1spi@480ba000ti,omap2-mcspi‘H í0+ømcspi4ä=FGBtx0rx01w@480b2000ti,omap3-1w‘H í:øhdq1wmmc@4809c000ti,omap3-hsmmc‘H ÀíSømmc1ò==>Btxrxÿïðñ%mmc@480b4000ti,omap3-hsmmc‘H@íVømmc2=/0Btxrx Adisabledmmc@480ad000ti,omap3-hsmmc‘H
Ðí^ømmc3=MNBtxrx Adisabledmmu@480bd400/ti,omap2-iommu‘HÔ€íømmu_isp<�åmmu@5d000000/ti,omap2-iommu‘]€íømmu_iva Adisabledwdt@48314000
ti,omap3-wdt‘H1@€
øwd_timer2mcbsp@48074000ti,omap3-mcbsp‘H@ÿmpuí;<�
Lcommontxrx\€ømcbsp1= Btxrx•òœfck Adisabledtarget-module@480a0000ti,sysc-omap2ti,sysc‘H
<�H
@H
Drevsyscsyss"0•óœick+H
rng@0
ti,omap2-rng‘ í4mcbsp@49022000ti,omap3-mcbsp‘I ÿI€ÿ
mpusidetoneí>?Lcommontxrxsidetone\ømcbsp2mcbsp2_sidetone=!"Btxrx•ô§œfckickAokayåmcbsp@49024000ti,omap3-mcbsp‘I@ÿI ÿ
mpusidetoneíYZLcommontxrxsidetone\€ømcbsp3mcbsp3_sidetone=Btxrx•õ¨œfckick Adisabledmcbsp@49026000ti,omap3-mcbsp‘I`ÿmpuí67
Lcommontxrx\€ømcbsp4=Btxrx•öœfckk Adisabledmcbsp@48096000ti,omap3-mcbsp‘H `ÿmpuíQR
Lcommontxrx\€ømcbsp5=Btxrx•÷œfck Adisabledsham@480c3000ti,omap3-shamøsham‘H0dí1=EBrxtarget-module@48318000ti,sysc-omap2-timerti,sysc‘H1€H1€H1€revsyscsyss'"0•ø±œfckick+H1€timer@0ti,omap3430-timer‘€•øœfckí%|øŒHtarget-module@49032000ti,sysc-omap2-timerti,sysc‘I I I revsyscsyss'"0•ù¦œfckick+I £·timer@0ti,omap3430-timer‘í&|ùŒ"timer@49034000ti,omap3430-timer‘I@í'øtimer3timer@49036000ti,omap3430-timer‘I`í(øtimer4timer@49038000ti,omap3430-timer‘I€í)øtimer5Âtimer@4903a000ti,omap3430-timer‘I í*øtimer6Âtimer@4903c000ti,omap3430-timer‘IÀí+øtimer7Âtimer@4903e000ti,omap3430-timer‘Iàí,øtimer8ÏÂtimer@49040000ti,omap3430-timer‘Ií-øtimer9Ïtimer@48086000ti,omap3430-timer‘H`í.øtimer10Ïtimer@48088000ti,omap3430-timer‘H€í/øtimer11Ïtarget-module@48304000ti,sysc-omap2-timerti,sysc‘H0@H0@H0@revsyscsyss'"0•ú°œfckick+H0@£·timer@0ti,omap3430-timer‘í_Üëusbhstll@48062000
ti,usbhs-tll‘H íNøusb_tll_hsusbhshost@48064000ti,usbhs-host‘H@øusb_host_hs+ ûehci-phyohci@48064400ti,ohci-omap3‘HDíLehci@48064800
ti,ehci-omap‘HHíMûgpmc@6e000000ti,omap3430-gpmcøgpmc‘nÐí=Brxtx#/+)Aokay0åünand@0,0ti,omap2-nand‘üíAham1QüZ+i{‰$›$¼Ï$âð0ÿ
H-H>6Mpartition@0 _X-Loader‘partition@80000_U-Boot‘partition@1c0000_U-Boot Env‘&partition@280000_Kernel‘(@partition@780000_Filesystem‘h˜target-module@480ab000ti,sysc-omap2ti,sysc‘H
´H
´H
´revsyscsyssH"0œfck+H
°•usb@0ti,omap3-musb‘í\]Lmcdmaepxýý ˜usb2-phyN¢2dss@48050000
ti,omap3-dss‘HAokay ødss_core•¶œfck+ydefault‡þdispc@48050400ti,omap3-dispc‘Hí
ødss_dispc•¶œfckencoder@4804fc00
ti,omap3-dsi‘HüHþ@Hÿ protophypllí Adisabled ødss_dsi1•¶µœfcksys_clk+encoder@48050800ti,omap3-rfbi‘H Adisabled ødss_rfbi•¶·œfckickencoder@48050c00ti,omap3-venc‘HAokay ødss_venc•³œfck¨ÿportendpoint´Äåportendpoint´Ðåssi-controller@48058000
ti,omap3-ssiøssiAokay‘H€HsysgddíGLgdd_mpu+•€ œssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port‘H H¨txrxíCDssi-port@4805b000ti,omap3-ssi-port‘H°H¸txrxíEFpinmux@480025d8 ti,omap3-padconfpinctrl-single‘H%Ø$+ )>\ÿydefault‡hsusb2-2-pins0‘ "åisp@480bc000
ti,omap3-isp‘HÀüHØ|íÛ¥lâëports+bandgap@48002524‘H%$ti,omap34xx-bandgapîå target-module@480cb000ti,sysc-omap3430-srti,syscøsmartreflex_core‘H°$sysc•œfck+H°smartreflex@0ti,omap3-smartreflex-core‘ítarget-module@480c9000ti,sysc-omap3430-srti,syscøsmartreflex_mpu_iva‘H$sysc•œfck+Hsmartreflex@480c9000ti,omap3-smartreflex-mpu-iva‘ítarget-module@50000000ti,sysc-omap2ti,sysc‘Prev•âœfckick+Pgpu@0#ti,omap3430-gpuimg,powervr-sgx530‘íopp-tableoperating-points-v2-ti-cpu¥åopp-125000000sY@à˜à˜à˜ÿÿÿÿopp-250000000æ²€g8g8g8ÿÿÿÿ*opp-500000000ÍeO€O€O€ÿÿÿÿopp-550000000 ÈU€txtxtxÿÿÿÿopp-600000000#ÃF™p™p™pÿÿÿÿopp-720000000*êT™p™p™pÿÿÿÿ6thermal-zonescpu-thermalAúWèeN r tripscpu_alert‚8€ŽÐŒpassiveå
cpu_crit‚_ŽÐ Œcriticalcooling-mapsmap0™
žÿÿÿÿÿÿÿÿmemory@80000000…memory‘€leds
gpio-ledsled-pmu-stat_beagleboard::pmu_statTled-heartbeat_beagleboard::usr0T
heartbeatled-mmc_beagleboard::usr1T
mmc0hsusb2_power_regregulator-fixed¬hsusb2_vbus»2Z Ó2Z ÃÈpåhsusb2-phy-pinsusb-nop-xceivÙ
åSåûsoundti,omap-twl4030ðomap3beagleùgpio_keys
gpio-keysuser_userT
encoder0
ti,tfp410
ydefault‡ports+port@0‘endpoint´åport@1‘endpoint´åconnector0dvi-connector_dvi + 3portendpoint´åconnector1svideo-connector_tvportendpoint´åetb@540000000"arm,coresight-etb10arm,primecell‘T°•* œapb_pclkin-portsportendpoint´åetm@54010000"arm,coresight-etm3xarm,primecell‘T•* œapb_pclkout-portsportendpoint´å compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsstatusti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-width#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsassigned-clocksassigned-clock-parentsti,no-reset-on-initti,no-idleti,timer-dspti,timer-pwmti,timer-alwonti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,default-triggergpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsplinux,codewakeup-sourcepowerdown-gpiosdigitalddc-i2c-bus