Ð
þí&t8L(
(3logicpd,dm3730-torpedo-devkitti,omap3630ti,omap3+77LogicPD Zoom DM3730 Torpedo + Wireless Development Kitchosen=/ocp@68000000/serial@4806a000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/mmc@480ad000g/ocp@68000000/serial@4806a000o/ocp@68000000/serial@4806c000w/ocp@68000000/serial@49020000/ocp@68000000/serial@49042000 ‡/displaycpus+cpu@0arm,cortex-a8cpuœ §cpu³“àÁÕàïû"pmu@54000000arm,cortex-a8-pmuœT€debugsssocti,omap-inframpu
ti,omap3-mpumpuiva
ti,iva2.2ivadsp
ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busœh
+l3_mainl4@48000000ti,omap3-l4-coresimple-bus+Hscm@2000ti,omap3-scmsimple-busœ + pinmux@30 ti,omap3-padconfpinctrl-singleœ08+.?Trÿûçmcbsp2-pins ûuart2-pins(DFHJhûèmcspi1-pins ˜šœžûúhsusb-otg-pins`rtvxz|~€‚„†ˆûi2c1-pinsŠŒûêi2c2-pinsŽûòi2c3-pins’”ûötwl4030-pins°Aûìgpio-key-pins¦¬û%hdq-pins–ûûpwm-pinsˆû)led-pins¨ªû#mmc1-pins0ûýtsc2004-pinsVûøbacklight-pinsXû.isp-pins`ÜÞàâæèêìîðòôûpanel-pwr-pinsZû+dss-dpi1-pins°¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚûmm3-pins0468:T^ûscm_conf@270sysconsimple-busœp0+p0ûpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapœ°£pbias_mmc_omap2430ªpbias_mmc_omap2430¹w@Ñ-ÆÀûüclocks+clock@68
ti,clkselœhé+clock-mcbsp5-mux-fck@4œéti,composite-mux-clockömcbsp5_mux_fck ûclock-mcbsp3-mux-fck@0œéti,composite-mux-clockömcbsp3_mux_fck ûclock-mcbsp4-mux-fck@2œéti,composite-mux-clockömcbsp4_mux_fck ûmcbsp5_fckéti,composite-clock
û
clock@4
ti,clkselœé+clock-mcbsp1-mux-fck@2œéti,composite-mux-clockömcbsp1_mux_fck û
clock-mcbsp2-mux-fck@6œéti,composite-mux-clockömcbsp2_mux_fck ûmcbsp1_fckéti,composite-clock
ûmcbsp2_fckéti,composite-clock ûmcbsp3_fckéti,composite-clock ûmcbsp4_fckéti,composite-clock û clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleœ
\+.?Trÿtwl4030-vpins-pins ûígpio-key-wkup-pins
û&lan9221-pinsZûmmc1-cd-pinsTûþisp1763-pinsXûtarget-module@480a6000ti,sysc-omap2ti,syscœH
`DH
`HH
`L revsyscsyss . §ick+H
` aes1@0
ti,omap3-aesœP;
@txrxtarget-module@480c5000ti,sysc-omap2ti,syscœHPDHPHHPL revsyscsyss . §ick+HP aes2@0
ti,omap3-aesœP;AB@txrxprm@48306000
ti,omap3-prmœH0`@clocks+virt_16_8m_ckéfixed-clockJYûosc_sys_ck@d40é
ti,mux-clock œ
@ûsys_ck@1270éti,divider-clock Zgœprû"sys_clkout1@d70éti,gate-clock œ
pZdpll3_x2_ckéfixed-factor-clock ‰”dpll3_m2x2_ckéfixed-factor-clock ‰”û!dpll4_x2_ckéfixed-factor-clock ‰”corex2_fckéfixed-factor-clock !‰”û#wkup_l4_ickéfixed-factor-clock "‰”ûbcorex2_d3_fckéfixed-factor-clock #‰”ûŠcorex2_d5_fckéfixed-factor-clock #‰”û‹clockdomainscm@48004000ti,omap3-cmœH@@clocks+dummy_apb_pclkéfixed-clockJomap_32k_fckéfixed-clockJ€ûHvirt_12m_ckéfixed-clockJ·ûvirt_13m_ckéfixed-clockJÆ]@ûvirt_19200000_ckéfixed-clockJ$øûvirt_26000000_ckéfixed-clockJŒº€ûvirt_38_4m_ckéfixed-clockJIðûdpll4_ck@d00éti,omap3-dpll-per-j-type-clock ""œ
D
0û dpll4_m2_ck@d48éti,divider-clock g?œ
Hrû$dpll4_m2x2_mul_ckéfixed-factor-clock $‰”û%dpll4_m2x2_ck@d00éti,hsdiv-gate-clock %Zœ
žû&omap_96m_alwon_fckéfixed-factor-clock &‰”û2dpll3_ck@d00éti,omap3-dpll-core-clock ""œ
@
0ûclock@1140
ti,clkselœ@é+clock-dpll3-m3@16œéti,divider-clocködpll3_m3_ck grû,clock-dpll4-m6@24œéti,divider-clocködpll4_m6_ck g?rû>clock-emu-src-mux@0œé
ti,mux-clocköemu_src_mux_ck "'()ûvclock-pclk-fck@8œéti,divider-clock öpclk_fck *grclock-pclkx2-fck@6œéti,divider-clocköpclkx2_fck *grclock-atclk-fck@4œéti,divider-clock
öatclk_fck *grclock-traceclk-src-fck@2œé
ti,mux-clockötraceclk_src_fck "'()û+clock-traceclk-fck@11œéti,divider-clock
ötraceclk_fck +grdpll3_m3x2_mul_ckéfixed-factor-clock ,‰”û-dpll3_m3x2_ck@d00éti,hsdiv-gate-clock -Zœ
žû.emu_core_alwon_ckéfixed-factor-clock .‰”û'sys_altclkéfixed-clockJû5mcbsp_clkséfixed-clockJûcore_ckéfixed-factor-clock ‰”û/dpll1_fck@940éti,divider-clock /Zgœ @rû0dpll1_ck@904éti,omap3-dpll-clock "0œ $ @ 4ûdpll1_x2_ckéfixed-factor-clock ‰”û1dpll1_x2m2_ck@944éti,divider-clock 1gœ DrûEcm_96m_fckéfixed-factor-clock 2‰”û3clock@d40
ti,clkselœ
@é+clock-dpll3-m2@27œéti,divider-clocködpll3_m2_ck grûclock-omap-96m-fck@6œé
ti,mux-clock
öomap_96m_fck 3"ûYclock-omap-54m-fck@5œé
ti,mux-clock
öomap_54m_fck 45ûAclock-omap-48m-fck@3œé
ti,mux-clock
öomap_48m_fck 65û9clock@e40
ti,clkselœ@é+clock-dpll4-m3@8œéti,divider-clocködpll4_m3_ck g rû7clock-dpll4-m4@0œéti,divider-clocködpll4_m4_ck grû:dpll4_m3x2_mul_ckéfixed-factor-clock 7‰”û8dpll4_m3x2_ck@d00éti,hsdiv-gate-clock 8Zœ
žû4cm_96m_d2_fckéfixed-factor-clock 3‰”û6omap_12m_fckéfixed-factor-clock 9‰”ûZdpll4_m4x2_mul_ckéti,fixed-factor-clock :´ÂÏû;dpll4_m4x2_ck@d00éti,gate-clock ;Zœ
žÏû^dpll4_m5_ck@f40éti,divider-clock g?œ@rû<�dpll4_m5x2_mul_ckéti,fixed-factor-clock <�´ÂÏû=dpll4_m5x2_ck@d00éti,hsdiv-gate-clock =Zœ
žÏûzdpll4_m6x2_mul_ckéfixed-factor-clock >‰”û?dpll4_m6x2_ck@d00éti,hsdiv-gate-clock ?Zœ
žû@emu_per_alwon_ckéfixed-factor-clock @‰”û(clock@d70
ti,clkselœ
pé+clock-clkout2-src-gate@7œé ti,composite-no-wait-gate-clocköclkout2_src_gate_ck /ûCclock-clkout2-src-mux@0œéti,composite-mux-clocköclkout2_src_mux_ck /"3AûDclock-sys-clkout2@3œéti,divider-clockösys_clkout2 Bg@âclkout2_src_ckéti,composite-clock CDûBmpu_ckéfixed-factor-clock E‰”ûFarm_fck@924éti,divider-clock Fœ $gemu_mpu_alwon_ckéfixed-factor-clock F‰”û)clock@a40
ti,clkselœ
@é+clock-l3-ick@0œéti,divider-clocköl3_ick /grûGclock-l4-ick@2œéti,divider-clocköl4_ick GgrûIclock-gpt10-mux-fck@6œéti,composite-mux-clockögpt10_mux_fck H"ûVclock-gpt11-mux-fck@7œéti,composite-mux-clockögpt11_mux_fck H"ûXclock-ssi-ssr-div-fck-3430es2@8œéti,composite-divider-clockössi_ssr_div_fck_3430es2 #$øûclock@c40
ti,clkselœ@é+clock-rm-ick@1œéti,divider-clockörm_ick Igrclock-gpt1-mux-fck@0œéti,composite-mux-clock
ögpt1_mux_fck H"ûaclock-usim-mux-fck@3œéti,composite-mux-clock
öusim_mux_fck( "JKLMNOPQRrûƒclock@a00
ti,clkselœ
é+clock-gpt10-gate-fck@11œéti,composite-gate-clockögpt10_gate_fck "ûUclock-gpt11-gate-fck@12œéti,composite-gate-clockögpt11_gate_fck "ûWclock-mmchs2-fck@25œéti,wait-gate-clockömmchs2_fck û¹clock-mmchs1-fck@24œéti,wait-gate-clockömmchs1_fck ûºclock-i2c3-fck@17œéti,wait-gate-clock öi2c3_fck û»clock-i2c2-fck@16œéti,wait-gate-clock öi2c2_fck û¼clock-i2c1-fck@15œéti,wait-gate-clock öi2c1_fck û½clock-mcbsp5-gate-fck@10œ
éti,composite-gate-clockömcbsp5_gate_fck û
clock-mcbsp1-gate-fck@9œ éti,composite-gate-clockömcbsp1_gate_fck ûclock-mcspi4-fck@21œéti,wait-gate-clockömcspi4_fck Sû¾clock-mcspi3-fck@20œéti,wait-gate-clockömcspi3_fck Sû¿clock-mcspi2-fck@19œéti,wait-gate-clockömcspi2_fck SûÀclock-mcspi1-fck@18œéti,wait-gate-clockömcspi1_fck SûÁclock-uart2-fck@14œéti,wait-gate-clock
öuart2_fck SûÂclock-uart1-fck@13œ
éti,wait-gate-clock
öuart1_fck SûÃclock-hdq-fck@22œéti,wait-gate-clocköhdq_fck TûÄclock-modem-fck@31œéti,omap3-interface-clock
ömodem_fck "ûàclock-mspro-fck@23œéti,wait-gate-clock
ömspro_fck clock-ssi-ssr-gate-fck-3430es2@0œé ti,composite-no-wait-gate-clockössi_ssr_gate_fck_3430es2 #û~clock-mmchs3-fck@30œéti,wait-gate-clockömmchs3_fck ûÜgpt10_fckéti,composite-clock UVgpt11_fckéti,composite-clock WXcore_96m_fckéfixed-factor-clock Y‰”ûcore_48m_fckéfixed-factor-clock 9‰”ûScore_12m_fckéfixed-factor-clock Z‰”ûTcore_l3_ickéfixed-factor-clock G‰”û[clock@a10
ti,clkselœ
é+clock-sdrc-ick@1œéti,wait-gate-clock ösdrc_ick [ûŽclock-mmchs2-ick@25œéti,omap3-interface-clockömmchs2_ick \ûÅclock-mmchs1-ick@24œéti,omap3-interface-clockömmchs1_ick \ûÆclock-hdq-ick@22œéti,omap3-interface-clocköhdq_ick \ûÇclock-mcspi4-ick@21œéti,omap3-interface-clockömcspi4_ick \ûÈclock-mcspi3-ick@20œéti,omap3-interface-clockömcspi3_ick \ûÉclock-mcspi2-ick@19œéti,omap3-interface-clockömcspi2_ick \ûÊclock-mcspi1-ick@18œéti,omap3-interface-clockömcspi1_ick \ûËclock-i2c3-ick@17œéti,omap3-interface-clock öi2c3_ick \ûÌclock-i2c2-ick@16œéti,omap3-interface-clock öi2c2_ick \ûÍclock-i2c1-ick@15œéti,omap3-interface-clock öi2c1_ick \ûÎclock-uart2-ick@14œéti,omap3-interface-clock
öuart2_ick \ûÏclock-uart1-ick@13œ
éti,omap3-interface-clock
öuart1_ick \ûÐclock-gpt11-ick@12œéti,omap3-interface-clock
ögpt11_ick \ûÑclock-gpt10-ick@11œéti,omap3-interface-clock
ögpt10_ick \ûÒclock-mcbsp5-ick@10œ
éti,omap3-interface-clockömcbsp5_ick \ûÓclock-mcbsp1-ick@9œ éti,omap3-interface-clockömcbsp1_ick \ûÔclock-omapctrl-ick@6œéti,omap3-interface-clock
öomapctrl_ick \ûÕclock-aes2-ick@28œéti,omap3-interface-clock öaes2_ick \ûclock-sha12-ick@27œéti,omap3-interface-clock
ösha12_ick \ûÖclock-icr-ick@29œéti,omap3-interface-clocköicr_ick \clock-des2-ick@26œéti,omap3-interface-clock ödes2_ick \clock-mspro-ick@23œéti,omap3-interface-clock
ömspro_ick \clock-mailboxes-ick@7œéti,omap3-interface-clockömailboxes_ick \clock-sad2d-ick@3œéti,omap3-interface-clock
ösad2d_ick Gûáclock-hsotgusb-ick-3430es2@4œé"ti,omap3-hsotgusb-interface-clocköhsotgusb_ick_3430es2 [ûclock-ssi-ick-3430es2@0œéti,omap3-ssi-interface-clockössi_ick_3430es2 ]ûclock-mmchs3-ick@30œéti,omap3-interface-clockömmchs3_ick \ûÛgpmc_fckéfixed-factor-clock [‰”core_l4_ickéfixed-factor-clock I‰”û\clock@e00
ti,clkselœé+clock-dss-tv-fckéti,gate-clocködss_tv_fck AZû´clock-dss-96m-fckéti,gate-clocködss_96m_fck YZûµclock-dss2-alwon-fckéti,gate-clocködss2_alwon_fck "Zû¶clock-dss1-alwon-fck-3430es2@0œéti,dss-gate-clocködss1_alwon_fck_3430es2 ^Ïû·dummy_ckéfixed-clockJclock@c00
ti,clkselœé+clock-gpt1-gate-fck@0œéti,composite-gate-clockögpt1_gate_fck "û`clock-gpio1-dbck@3œéti,gate-clockögpio1_dbck _û«clock-wdt2-fck@5œéti,wait-gate-clock öwdt2_fck _û¬clock-sr1-fck@6œéti,wait-gate-clockösr1_fck "ûclock-sr2-fck@7œéti,wait-gate-clockösr2_fck "ûclock-usim-gate-fck@9œ éti,composite-gate-clocköusim_gate_fck Yû‚gpt1_fckéti,composite-clock `aûwkup_32k_fckéfixed-factor-clock H‰”û_clock@c10
ti,clkselœé+clock-wdt2-ick@5œéti,omap3-interface-clock öwdt2_ick bûclock-wdt1-ick@4œéti,omap3-interface-clock öwdt1_ick bû®clock-gpio1-ick@3œéti,omap3-interface-clock
ögpio1_ick bû¯clock-omap-32ksync-ick@2œéti,omap3-interface-clocköomap_32ksync_ick bû°clock-gpt12-ick@1œéti,omap3-interface-clock
ögpt12_ick bû±clock-gpt1-ick@0œéti,omap3-interface-clock ögpt1_ick bû²clock-usim-ick@9œ éti,omap3-interface-clock öusim_ick bû³per_96m_fckéfixed-factor-clock 2‰”û per_48m_fckéfixed-factor-clock 9‰”ûcclock@1000
ti,clkselώ+clock-uart3-fck@11ώti,wait-gate-clock
öuart3_fck cûclock-gpt2-gate-fck@3œéti,composite-gate-clockögpt2_gate_fck "ûeclock-gpt3-gate-fck@4œéti,composite-gate-clockögpt3_gate_fck "ûgclock-gpt4-gate-fck@5œéti,composite-gate-clockögpt4_gate_fck "ûiclock-gpt5-gate-fck@6œéti,composite-gate-clockögpt5_gate_fck "ûkclock-gpt6-gate-fck@7œéti,composite-gate-clockögpt6_gate_fck "ûmclock-gpt7-gate-fck@8œéti,composite-gate-clockögpt7_gate_fck "ûoclock-gpt8-gate-fck@9œ éti,composite-gate-clockögpt8_gate_fck "ûqclock-gpt9-gate-fck@10œ
éti,composite-gate-clockögpt9_gate_fck "ûsclock-gpio6-dbck@17œéti,gate-clockögpio6_dbck dû‘clock-gpio5-dbck@16œéti,gate-clockögpio5_dbck dû’clock-gpio4-dbck@15œéti,gate-clockögpio4_dbck dû“clock-gpio3-dbck@14œéti,gate-clockögpio3_dbck dû”clock-gpio2-dbck@13œ
éti,gate-clockögpio2_dbck dû•clock-wdt3-fck@12œéti,wait-gate-clock öwdt3_fck dû–clock-mcbsp2-gate-fck@0œéti,composite-gate-clockömcbsp2_gate_fck ûclock-mcbsp3-gate-fck@1œéti,composite-gate-clockömcbsp3_gate_fck ûclock-mcbsp4-gate-fck@2œéti,composite-gate-clockömcbsp4_gate_fck ûclock-uart4-fck@18œéti,wait-gate-clock
öuart4_fck cûªclock@1040
ti,clkselœ@é+clock-gpt2-mux-fck@0œéti,composite-mux-clock
ögpt2_mux_fck H"ûfclock-gpt3-mux-fck@1œéti,composite-mux-clock
ögpt3_mux_fck H"ûhclock-gpt4-mux-fck@2œéti,composite-mux-clock
ögpt4_mux_fck H"ûjclock-gpt5-mux-fck@3œéti,composite-mux-clock
ögpt5_mux_fck H"ûlclock-gpt6-mux-fck@4œéti,composite-mux-clock
ögpt6_mux_fck H"ûnclock-gpt7-mux-fck@5œéti,composite-mux-clock
ögpt7_mux_fck H"ûpclock-gpt8-mux-fck@6œéti,composite-mux-clock
ögpt8_mux_fck H"ûrclock-gpt9-mux-fck@7œéti,composite-mux-clock
ögpt9_mux_fck H"ûtgpt2_fckéti,composite-clock efûgpt3_fckéti,composite-clock ghgpt4_fckéti,composite-clock ijgpt5_fckéti,composite-clock klgpt6_fckéti,composite-clock mngpt7_fckéti,composite-clock opgpt8_fckéti,composite-clock qrgpt9_fckéti,composite-clock stper_32k_alwon_fckéfixed-factor-clock H‰”ûdper_l4_ickéfixed-factor-clock I‰”ûuclock@1010
ti,clkselώ+clock-gpio6-ick@17ώti,omap3-interface-clock
ögpio6_ick uû—clock-gpio5-ick@16œéti,omap3-interface-clock
ögpio5_ick uû˜clock-gpio4-ick@15œéti,omap3-interface-clock
ögpio4_ick uû™clock-gpio3-ick@14œéti,omap3-interface-clock
ögpio3_ick uûšclock-gpio2-ick@13œ
éti,omap3-interface-clock
ögpio2_ick uû›clock-wdt3-ick@12œéti,omap3-interface-clock öwdt3_ick uûœclock-uart3-ick@11œéti,omap3-interface-clock
öuart3_ick uûclock-uart4-ick@18œéti,omap3-interface-clock
öuart4_ick uûžclock-gpt9-ick@10œ
éti,omap3-interface-clock ögpt9_ick uûŸclock-gpt8-ick@9œ éti,omap3-interface-clock ögpt8_ick uû clock-gpt7-ick@8œéti,omap3-interface-clock ögpt7_ick uû¡clock-gpt6-ick@7œéti,omap3-interface-clock ögpt6_ick uû¢clock-gpt5-ick@6œéti,omap3-interface-clock ögpt5_ick uû£clock-gpt4-ick@5œéti,omap3-interface-clock ögpt4_ick uû¤clock-gpt3-ick@4œéti,omap3-interface-clock ögpt3_ick uû¥clock-gpt2-ick@3œéti,omap3-interface-clock ögpt2_ick uû¦clock-mcbsp2-ick@0œéti,omap3-interface-clockömcbsp2_ick uû§clock-mcbsp3-ick@1œéti,omap3-interface-clockömcbsp3_ick uû¨clock-mcbsp4-ick@2œéti,omap3-interface-clockömcbsp4_ick uû©emu_src_ckéti,clkdm-gate-clock vû*secure_32k_fckéfixed-clockJ€ûwgpt12_fckéfixed-factor-clock w‰”û
wdt1_fckéfixed-factor-clock w‰”security_l4_ick2éfixed-factor-clock I‰”ûxclock@a14
ti,clkselœ
é+clock-aes1-ick@3œéti,omap3-interface-clock öaes1_ick xûclock-rng-ick@2œéti,omap3-interface-clockörng_ick xûclock-sha11-ick@1œéti,omap3-interface-clock
ösha11_ick xclock-des1-ick@0œéti,omap3-interface-clock ödes1_ick xclock-pka-ick@4œéti,omap3-interface-clocköpka_ick yclock@f00
ti,clkselœé+clock-cam-mclk@0œéti,gate-clock öcam_mclk zÏclock-csi2-96m-fck@1œéti,gate-clock
öcsi2_96m_fck ûÞcam_ick@f10é!ti,omap3-no-wait-interface-clock IœZûÝsecurity_l3_ickéfixed-factor-clock G‰”ûyssi_l4_ickéfixed-factor-clock I‰”û]sr_l4_ickéfixed-factor-clock I‰”dpll2_fck@40éti,divider-clock /Zgœ@rû{dpll2_ck@4éti,omap3-dpll-clock "{œ$@4û|dpll2_m2_ck@44éti,divider-clock |gœDrû}iva2_ck@0éti,wait-gate-clock }œZûßclock@a18
ti,clkselœ
é2+clock-mad2d-ick@3œéti,omap3-interface-clock
ömad2d_ick Gûâclock-usbtll-ick@2œéti,omap3-interface-clocköusbtll_ick \ûÚssi_ssr_fck_3430es2éti,composite-clock ~û€ssi_sst_fck_3430es2éfixed-factor-clock €‰”ûsys_d2_ckéfixed-factor-clock "‰”ûJomap_96m_d2_fckéfixed-factor-clock Y‰”ûKomap_96m_d4_fckéfixed-factor-clock Y‰”ûLomap_96m_d8_fckéfixed-factor-clock Y‰”ûMomap_96m_d10_fckéfixed-factor-clock Y‰”
ûNdpll5_m2_d4_ckéfixed-factor-clock ‰”ûOdpll5_m2_d8_ckéfixed-factor-clock ‰”ûPdpll5_m2_d16_ckéfixed-factor-clock ‰”ûQdpll5_m2_d20_ckéfixed-factor-clock ‰”ûRusim_fckéti,composite-clock ‚ƒdpll5_ck@d04éti,omap3-dpll-clock ""œ
$
L
4û„dpll5_m2_ck@d50éti,divider-clock „gœ
Prûsgx_gate_fck@b00éti,composite-gate-clock /ZœûŒcore_d3_ckéfixed-factor-clock /‰”û…core_d4_ckéfixed-factor-clock /‰”û†core_d6_ckéfixed-factor-clock /‰”û‡omap_192m_alwon_fckéfixed-factor-clock &‰”ûˆcore_d2_ckéfixed-factor-clock /‰”û‰sgx_mux_fck@b40éti,composite-mux-clock …†‡3ˆ‰Š‹œ@ûsgx_fckéti,composite-clock Œûsgx_ick@b10éti,wait-gate-clock GœZûãcpefuse_fck@a08éti,gate-clock "œ
Zû×ts_fck@a08éti,gate-clock Hœ
ZûØusbtll_fck@a08éti,wait-gate-clock œ
ZûÙdss_ick_3430es2@e10éti,omap3-dss-interface-clock IœZû¸usbhost_120m_fck@1400éti,gate-clock œZûäusbhost_48m_fck@1400éti,dss-gate-clock 9œZûåusbhost_ick@1410éti,omap3-dss-interface-clock IœZûæclockdomainscore_l3_clkdmti,clockdomain Ždpll3_clkdmti,clockdomain dpll1_clkdmti,clockdomain per_clkdmti,clockdomainl ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomain *dpll4_clkdmti,clockdomain wkup_clkdmti,clockdomain$ «¬®¯°±²³dss_clkdmti,clockdomain ´µ¶·¸core_l4_clkdmti,clockdomain” ¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜcam_clkdmti,clockdomain ÝÞiva2_clkdmti,clockdomain ßdpll2_clkdmti,clockdomain |d2d_clkdmti,clockdomain àáâdpll5_clkdmti,clockdomain „sgx_clkdmti,clockdomain ãusbhost_clkdmti,clockdomain äåætarget-module@48320000ti,sysc-omap2ti,syscœH2H2 revsysc _°§fckick+H2counter@0ti,omap-counter32kœ interrupt-controller@48200000ti,omap3-intc?.œH ûtarget-module@48056000ti,sysc-omap2ti,syscœH`H`,H`( revsyscsyss#? . [§ick+H`dma-controller@0ti,omap3630-sdmati,omap-sdmaœ
MX e`ûgpio@48310000ti,omap3-gpioœH1gpio1r„”?.û'gpio@49050000ti,omap3-gpioœIgpio2„”?.gpio@49052000ti,omap3-gpioœI gpio3„”?.gpio@49054000ti,omap3-gpioœI@ gpio4„”?.ûÿgpio@49056000ti,omap3-gpioœI`!gpio5„”?.ûùgpio@49058000ti,omap3-gpioœI€"gpio6„”?.ûéserial@4806a000ti,omap3-uartœH HçR;12@txrxuart1JÜlserial@4806c000ti,omap3-uartœHÀ IçJ;34uart2JÜl´defaultÂèbluetooth-gnss
ti,wl1283-stÌéÙ-ÆÀserial@49020000ti,omap3-uartœI J;56@txrxuart3JÜli2c@48070000
ti,omap3-i2cœH€8+i2c1´defaultÂêJ'¬@twl@48œH ë§fckti,twl4030?.´defaultÂìíaudioti,twl4030-audiocodecrtcti,twl4030-rtcbciti,twl4030-bci ãîñïývac0Ô–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1¹-ÆÀÑ-ÆÀû÷regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4¹w@Ñw@ûôregulator-vdd1ti,twl4030-vdd1¹ 'ÀÑ ûregulator-vdacti,twl4030-vdac¹w@Ñw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1¹:Ñ0°ûregulator-vmmc2ti,twl4030-vmmc2¹:Ñ0°û0regulator-vusb1v5ti,twl4030-vusb1v5ûðregulator-vusb1v8ti,twl4030-vusb1v8ûñregulator-vusb3v1ti,twl4030-vusb3v1ûîregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2¹w@Ñw@%ûregulator-vsimti,twl4030-vsim¹w@Ñ-ÆÀgpioti,twl4030-gpio„”?.9û$twl4030-usbti,twl4030-usb
EðSñaîoxûpwmti,twl4030-pwmƒpwmledti,twl4030-pwmledƒpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadŽž ±disabledmadcti,twl4030-madc¸ûïpower4ti,twl4030-power-idle-osc-offti,twl4030-power-idleÊi2c@48072000
ti,omap3-i2cœH €9+i2c2´defaultÂòJ€mt9p031@48aptina,mt9p031œH óÚôåôðôportendpointþn6]J€*õûi2c@48060000
ti,omap3-i2cœH€=+i2c3´defaultÂöJ€at24@50atmel,24c64:œPtsc2004@48ti,tsc2004œHC÷´defaultÂø ùNatŽ¡´ÍÝ@mailbox@48094000ti,omap3-mailboxmailboxœH @ømbox-dsp(3spi@48098000ti,omap2-mcspiœH €A+mcspi1>@;#$%&'()* @tx0rx0tx1rx1tx2rx2tx3rx3´defaultÂúat25@0atmel,at25œLLK@^gp@t€yspi@4809a000ti,omap2-mcspiœH B+mcspi2> ;+,-.@tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiœH€[+mcspi3> ;@tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiœH 0+mcspi4>;FG@tx0rx01w@480b2000ti,omap3-1wœH :hdq1w´defaultÂûmmc@4809c000ti,omap3-hsmmcœH ÀSmmc1‡;=>@txrx”ü Sç´defaultÂýþ¡ÿª¶Àmmc@480b4000ti,omap3-hsmmcœH@Vmmc2;/0@txrxmmc@480ad000ti,omap3-hsmmcœH
Ð^mmc3;MN@txrx ^ç6´defaultªÓ¶À+wlcore@2
ti,wl1283œùጺ€õŒº€mmu@480bd400
ti,omap2-iommuœHÔ€mmu_ispûmmu@5d000000
ti,omap2-iommuœ]€mmu_iva ±disabledwdt@48314000
ti,omap3-wdtœH1@€
wd_timer2mcbsp@48074000ti,omap3-mcbspœH@ÿ mpu;<�
'commontxrx7€mcbsp1; @txrx §fck ±disabledtarget-module@480a0000ti,sysc-omap2ti,syscœH
<�H
@H
D revsyscsyss . §ick+H
rng@0
ti,omap2-rngœ 4mcbsp@49022000ti,omap3-mcbspœI ÿI€ÿ
mpusidetone>?'commontxrxsidetone7mcbsp2mcbsp2_sidetone;!"@txrx §§fckick±okay´defaultÂû(mcbsp@49024000ti,omap3-mcbspœI@ÿI ÿ
mpusidetoneYZ'commontxrxsidetone7€mcbsp3mcbsp3_sidetone;@txrx ¨§fckick ±disabledmcbsp@49026000ti,omap3-mcbspœI`ÿ mpu67
'commontxrx7€mcbsp4;@txrx §fckF ±disabledmcbsp@48096000ti,omap3-mcbspœH `ÿ mpuQR
'commontxrx7€mcbsp5;@txrx
§fck ±disabledsham@480c3000ti,omap3-shamshamœH0d1;E@rxtarget-module@48318000ti,sysc-omap2-timerti,syscœH1€H1€H1€ revsyscsyss' . ²§fckick+H1€Wktimer@0ti,omap3430-timerœ€ §fck%v…•Htarget-module@49032000ti,sysc-omap2-timerti,syscœI I I revsyscsyss' . ¦§fckick+I timer@0ti,omap3430-timerœ&timer@49034000ti,omap3430-timerœI@'timer3timer@49036000ti,omap3430-timerœI`(timer4timer@49038000ti,omap3430-timerœI€)timer5¬timer@4903a000ti,omap3430-timerœI *timer6¬timer@4903c000ti,omap3430-timerœIÀ+timer7¬timer@4903e000ti,omap3430-timerœIà,timer8¹¬timer@49040000ti,omap3430-timerœI-timer9¹timer@48086000ti,omap3430-timerœH`.timer10¹û*timer@48088000ti,omap3430-timerœH€/timer11¹target-module@48304000ti,sysc-omap2-timerti,syscœH0@H0@H0@ revsyscsyss' .
±§fckick+H0@timer@0ti,omap3430-timerœ_vÆusbhstll@48062000
ti,usbhs-tllœH Nusb_tll_hsusbhshost@48064000ti,usbhs-hostœH@usb_host_hs+ ±disabledohci@48064400ti,ohci-omap3œHDLÖehci@48064800
ti,ehci-omapœHHMgpmc@6e000000ti,omap3430-gpmcgpmcœnÐ;@rxtxîú+?.„”00,(ûnand@0,0ti,omap2-nandœmicron,mt29f4g16abbda3w*bch8:CTb,t,†•"¨,»(Ê6Ù@èRùR
( 4+ethernet@gpmcsmsc,lan9221smsc,lan9115 F QTb*t$†•¨ cÊ* q»$è<�ù6Ù$ ™ °
* Ê ä þ
)´defaultÂùœÿusb@6,0´defaultÂnxp,usb-isp1763œÿù'host¶
?host Q 4
G
U Ê äTb-t-†•¨ cÊ- q»è<�ù-Ù# ™ °<�
g
target-module@480ab000ti,sysc-omap2ti,syscœH
´H
´H
´ revsyscsyss? .§fck+H
° usb@0ti,omap3-musbœ\]'mcdma
–
¡
©´defaultÂ
²
Á
É
Îusb2-phys
Ø2dss@48050000
ti,omap3-dssœH±okay dss_core ·§fck+
Þ
î´defaultÂdispc@48050400ti,omap3-dispcœH
dss_dispc ·§fckencoder@4804fc00
ti,omap3-dsiœHüHþ@Hÿ protophypll ±disabled dss_dsi1 ·¶§fcksys_clk+encoder@48050800ti,omap3-rfbiœH ±disabled dss_rfbi ·¸§fckickencoder@48050c00ti,omap3-vencœH ±disabled dss_venc ´µ§fcktv_dac_clkportendpoint*û-ssi-controller@48058000
ti,omap3-ssissi±okayœH€H sysgddG'gdd_mpu+ € §ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portœH H¨ txrxCDssi-port@4805b000ti,omap3-ssi-portœH°H¸ txrxEFserial@49042000ti,omap3-uartœI P;QR@txrxuart4JÜlregulator-abb-mpu
ti,abb-v1ªabb_mpu_iva+œH0rðH0h base-addressint-address "$5`EsO€7Èûûpinmux@480025a0 ti,omap3-padconfpinctrl-singleœH% \+.?Trÿmmc3-core2-pins8:ûisp@480bc000
ti,omap3-ispœHÀüHØQ£ðXé´defaultÂûóports+port@0œendpoint*¶dq~ûõbandgap@48002524œH%$ti,omap36xx-bandgapŠû target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreœH°8 sysc §fck+H°smartreflex@0ti,omap3-smartreflex-coreœtarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaœH8 sysc §fck+Hsmartreflex@480c9000ti,omap3-smartreflex-mpu-ivaœtarget-module@50000000ti,sysc-omap4ti,syscœPþPþ revsysc? ã§fckick+Pgpu@0#ti,omap3630-gpuimg,powervr-sgx530œopp-tableoperating-points-v2-ti-cpu£ûopp-50-300000000 ᣧssssssµÿÿÿÿÆopp-100-600000000 #ÃF§O€O€O€O€O€O€µÿÿÿÿopp-130-800000000 /¯§7È7È7È7È7È7ȵÿÿÿÿopp-1000000000 ;šÊ§ûûûûûûµÿÿÿÿopp-supplyti,omap-opp-supplyÒûthermal-zonescpu-thermalíúèN tripscpu_alert.8€:Зpassiveû!cpu_crit._:Ð —criticalcooling-mapsmap0E!J"ÿÿÿÿÿÿÿÿmemory@80000000memoryœ€leds
gpio-leds´defaultÂ#led-user0Yuser0Ó$_noneled1Yled1Óé_cpu0led2Yled2Óé_noneoscillatoréfixed-clockJŒº€ûëregulator-vddvarioregulator-fixed ªvddvario%ûregulator-vdd33aregulator-fixedªvdd33a%ûgpio_keys
gpio-keys´defaultÂ%&sysboot2 Ysysboot2Ó'u€sysboot5 Ysysboot5Ó'u€gpio1Ygpio1Óéu€gpio2Ygpio2Óéu€soundti,omap-twl4030Žomap3logic—(pwm-10ti,omap-dmtimer-pwm´defaultÂ) *ƒªû/displaynewhaven,nhd-4.3-480272ef-atxlY15´defaultÂ+º,Ìùportendpoint*-ûbacklightpwm-backlight´defaultÂ.Ä/LK@,É
(2<�FPZdÛÌùû,wl12xx_vmmcregulator-fixedªvwl1271¹w@Ñw@ôùùp
0û compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0enable-gpiosmax-speedbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellsti,use_poweroffvaa-supplyvdd-supplyvdd_io-supplyinput-clock-frequencypixel-clock-frequencyremote-endpointreadonlyvio-supplytouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressureti,x-plate-ohmsti,esd-recovery-timeout-ms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphaspi-cpolpagesizeaddress-widthti,dual-voltpbias-supplycd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequencytcxo-clock-frequency#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressdr_modegpmc,wait-pingpmc,burst-lengthgpmc,wait-monitoring-nsgpmc,clk-activation-nsmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowervdds_dsi-supplyvdda_video-supplydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typehsync-activevsync-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelabellinux,default-triggerlinux,codewakeup-sourceti,modelti,mcbspti,timersti,clock-sourcebacklightpwmsbrightness-levelsdefault-brightness-levelgpiostartup-delay-usenable-active-highvin-supply