Ð
þíŒ8Œ(T2logicpd,dm3730-som-lv-devkitti,omap3630ti,omap3++7LogicPD Zoom DM3730 SOM-LV Development Kitchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000 {/displaycpus+cpu@0arm,cortex-a8„cpu”›cpu§“àµÉÔãïpmu@54000000arm,cortex-a8-pmuT€÷debugsssocti,omap-inframpu
ti,omap3-mpumpuiva
ti,iva2.2ivadsp
ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush÷
+l3_mainl4@48000000ti,omap3-l4-coresimple-bus+Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+"3Hfÿïçmm3-pins0ƒ468: ¢ïümcbsp2-pins ƒïuart2-pins(ƒDFHJhïèmcspi1-pins ƒ˜šœžï÷hsusb2-pins0ƒ¤¦¨ª¬®ï
hsusb-otg-pins`ƒrtvxz|~€‚„†ˆïi2c1-pinsƒŠŒŠïéi2c2-pinsƒŽïòi2c3-pinsƒ’”ïótsc2004-pinsƒVïõtwl4030-pinsƒ°Aïëgpio-key-pinsƒþï"led-pinsƒ.ï$lan9221-pinsƒTï
mmc1-pins@ƒüïùlcd-enable-pinsƒZï&dss-dpi1-pins ƒ¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊïscm_conf@270sysconsimple-busp0+p0ïpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap°—pbias_mmc_omap2430žpbias_mmc_omap2430w@Å-ÆÀïøclocks+clock@68
ti,clkselhÝ+clock-mcbsp5-mux-fck@4Ýti,composite-mux-clockêmcbsp5_mux_fck”ïclock-mcbsp3-mux-fck@0Ýti,composite-mux-clockêmcbsp3_mux_fck” ïclock-mcbsp4-mux-fck@2Ýti,composite-mux-clockêmcbsp4_mux_fck” ïmcbsp5_fckÝti,composite-clock”
ïclock@4
ti,clkselÝ+clock-mcbsp1-mux-fck@2Ýti,composite-mux-clockêmcbsp1_mux_fck”ï
clock-mcbsp2-mux-fck@6Ýti,composite-mux-clockêmcbsp2_mux_fck” ïmcbsp1_fckÝti,composite-clock”
ïmcbsp2_fckÝti,composite-clock”ïmcbsp3_fckÝti,composite-clock”ïmcbsp4_fckÝti,composite-clock”ïclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single
\+"3Hfÿhsusb1-reset-pinsƒï!wl127x-gpio-pinsƒ
ïýtwl4030-vpins-pins ƒïìled-wkup-pinsƒ$ï%backlight-pinsƒï)target-module@480a6000ti,sysc-omap2ti,syscH
`DH
`HH
`Lýrevsyscsyss"”›ick+H
` aes1@0
ti,omap3-aesP÷/
4txrxtarget-module@480c5000ti,sysc-omap2ti,syscHPDHPHHPLýrevsyscsyss"”›ick+HP aes2@0
ti,omap3-aesP÷/AB4txrxprm@48306000
ti,omap3-prmH0`@÷clocks+virt_16_8m_ckÝfixed-clock>Yïosc_sys_ck@d40Ý
ti,mux-clock”
@ïsys_ck@1270Ýti,divider-clock”N[pfï"sys_clkout1@d70Ýti,gate-clock”
pNdpll3_x2_ckÝfixed-factor-clock”}ˆdpll3_m2x2_ckÝfixed-factor-clock”}ˆï!dpll4_x2_ckÝfixed-factor-clock” }ˆcorex2_fckÝfixed-factor-clock”!}ˆï#wkup_l4_ickÝfixed-factor-clock”"}ˆïbcorex2_d3_fckÝfixed-factor-clock”#}ˆïŠcorex2_d5_fckÝfixed-factor-clock”#}ˆï‹clockdomainscm@48004000ti,omap3-cmH@@clocks+dummy_apb_pclkÝfixed-clock>omap_32k_fckÝfixed-clock>€ïHvirt_12m_ckÝfixed-clock>·ïvirt_13m_ckÝfixed-clock>Æ]@ïvirt_19200000_ckÝfixed-clock>$øïvirt_26000000_ckÝfixed-clock>Œº€ïvirt_38_4m_ckÝfixed-clock>Iðïdpll4_ck@d00Ýti,omap3-dpll-per-j-type-clock”""
D
0ï dpll4_m2_ck@d48Ýti,divider-clock” [?
Hfï$dpll4_m2x2_mul_ckÝfixed-factor-clock”$}ˆï%dpll4_m2x2_ck@d00Ýti,hsdiv-gate-clock”%N
’ï&omap_96m_alwon_fckÝfixed-factor-clock”&}ˆï2dpll3_ck@d00Ýti,omap3-dpll-core-clock”""
@
0ïclock@1140
ti,clksel@Ý+clock-dpll3-m3@16Ýti,divider-clockêdpll3_m3_ck”[fï,clock-dpll4-m6@24Ýti,divider-clockêdpll4_m6_ck” [?fï>clock-emu-src-mux@0Ý
ti,mux-clockêemu_src_mux_ck”"'()ïvclock-pclk-fck@8Ýti,divider-clock êpclk_fck”*[fclock-pclkx2-fck@6Ýti,divider-clockêpclkx2_fck”*[fclock-atclk-fck@4Ýti,divider-clock
êatclk_fck”*[fclock-traceclk-src-fck@2Ý
ti,mux-clockêtraceclk_src_fck”"'()ï+clock-traceclk-fck@11Ýti,divider-clock
êtraceclk_fck”+[fdpll3_m3x2_mul_ckÝfixed-factor-clock”,}ˆï-dpll3_m3x2_ck@d00Ýti,hsdiv-gate-clock”-N
’ï.emu_core_alwon_ckÝfixed-factor-clock”.}ˆï'sys_altclkÝfixed-clock>ï5mcbsp_clksÝfixed-clock>ïcore_ckÝfixed-factor-clock”}ˆï/dpll1_fck@940Ýti,divider-clock”/N[ @fï0dpll1_ck@904Ýti,omap3-dpll-clock”"0 $ @ 4ïdpll1_x2_ckÝfixed-factor-clock”}ˆï1dpll1_x2m2_ck@944Ýti,divider-clock”1[ DfïEcm_96m_fckÝfixed-factor-clock”2}ˆï3clock@d40
ti,clksel
@Ý+clock-dpll3-m2@27Ýti,divider-clockêdpll3_m2_ck”[fïclock-omap-96m-fck@6Ý
ti,mux-clock
êomap_96m_fck”3"ïYclock-omap-54m-fck@5Ý
ti,mux-clock
êomap_54m_fck”45ïAclock-omap-48m-fck@3Ý
ti,mux-clock
êomap_48m_fck”65ï9clock@e40
ti,clksel@Ý+clock-dpll4-m3@8Ýti,divider-clockêdpll4_m3_ck” [ fï7clock-dpll4-m4@0Ýti,divider-clockêdpll4_m4_ck” [fï:dpll4_m3x2_mul_ckÝfixed-factor-clock”7}ˆï8dpll4_m3x2_ck@d00Ýti,hsdiv-gate-clock”8N
’ï4cm_96m_d2_fckÝfixed-factor-clock”3}ˆï6omap_12m_fckÝfixed-factor-clock”9}ˆïZdpll4_m4x2_mul_ckÝti,fixed-factor-clock”:¨¶Ãï;dpll4_m4x2_ck@d00Ýti,gate-clock”;N
’Ãï^dpll4_m5_ck@f40Ýti,divider-clock” [?@fï<�dpll4_m5x2_mul_ckÝti,fixed-factor-clock”<�¨¶Ãï=dpll4_m5x2_ck@d00Ýti,hsdiv-gate-clock”=N
’Ãïzdpll4_m6x2_mul_ckÝfixed-factor-clock”>}ˆï?dpll4_m6x2_ck@d00Ýti,hsdiv-gate-clock”?N
’ï@emu_per_alwon_ckÝfixed-factor-clock”@}ˆï(clock@d70
ti,clksel
pÝ+clock-clkout2-src-gate@7Ý ti,composite-no-wait-gate-clockêclkout2_src_gate_ck”/ïCclock-clkout2-src-mux@0Ýti,composite-mux-clockêclkout2_src_mux_ck”/"3AïDclock-sys-clkout2@3Ýti,divider-clockêsys_clkout2”B[@Öclkout2_src_ckÝti,composite-clock”CDïBmpu_ckÝfixed-factor-clock”E}ˆïFarm_fck@924Ýti,divider-clock”F $[emu_mpu_alwon_ckÝfixed-factor-clock”F}ˆï)clock@a40
ti,clksel
@Ý+clock-l3-ick@0Ýti,divider-clockêl3_ick”/[fïGclock-l4-ick@2Ýti,divider-clockêl4_ick”G[fïIclock-gpt10-mux-fck@6Ýti,composite-mux-clockêgpt10_mux_fck”H"ïVclock-gpt11-mux-fck@7Ýti,composite-mux-clockêgpt11_mux_fck”H"ïXclock-ssi-ssr-div-fck-3430es2@8Ýti,composite-divider-clockêssi_ssr_div_fck_3430es2”#$ìïclock@c40
ti,clksel@Ý+clock-rm-ick@1Ýti,divider-clockêrm_ick”I[fclock-gpt1-mux-fck@0Ýti,composite-mux-clock
êgpt1_mux_fck”H"ïaclock-usim-mux-fck@3Ýti,composite-mux-clock
êusim_mux_fck(”"JKLMNOPQRfïƒclock@a00
ti,clksel
Ý+clock-gpt10-gate-fck@11Ýti,composite-gate-clockêgpt10_gate_fck”"ïUclock-gpt11-gate-fck@12Ýti,composite-gate-clockêgpt11_gate_fck”"ïWclock-mmchs2-fck@25Ýti,wait-gate-clockêmmchs2_fck”ï¹clock-mmchs1-fck@24Ýti,wait-gate-clockêmmchs1_fck”ïºclock-i2c3-fck@17Ýti,wait-gate-clock êi2c3_fck”ï»clock-i2c2-fck@16Ýti,wait-gate-clock êi2c2_fck”ï¼clock-i2c1-fck@15Ýti,wait-gate-clock êi2c1_fck”ï½clock-mcbsp5-gate-fck@10
Ýti,composite-gate-clockêmcbsp5_gate_fck”ï
clock-mcbsp1-gate-fck@9 Ýti,composite-gate-clockêmcbsp1_gate_fck”ïclock-mcspi4-fck@21Ýti,wait-gate-clockêmcspi4_fck”Sï¾clock-mcspi3-fck@20Ýti,wait-gate-clockêmcspi3_fck”Sï¿clock-mcspi2-fck@19Ýti,wait-gate-clockêmcspi2_fck”SïÀclock-mcspi1-fck@18Ýti,wait-gate-clockêmcspi1_fck”SïÁclock-uart2-fck@14Ýti,wait-gate-clock
êuart2_fck”SïÂclock-uart1-fck@13
Ýti,wait-gate-clock
êuart1_fck”SïÃclock-hdq-fck@22Ýti,wait-gate-clockêhdq_fck”TïÄclock-modem-fck@31Ýti,omap3-interface-clock
êmodem_fck”"ïàclock-mspro-fck@23Ýti,wait-gate-clock
êmspro_fck”clock-ssi-ssr-gate-fck-3430es2@0Ý ti,composite-no-wait-gate-clockêssi_ssr_gate_fck_3430es2”#ï~clock-mmchs3-fck@30Ýti,wait-gate-clockêmmchs3_fck”ïÜgpt10_fckÝti,composite-clock”UVgpt11_fckÝti,composite-clock”WXcore_96m_fckÝfixed-factor-clock”Y}ˆïcore_48m_fckÝfixed-factor-clock”9}ˆïScore_12m_fckÝfixed-factor-clock”Z}ˆïTcore_l3_ickÝfixed-factor-clock”G}ˆï[clock@a10
ti,clksel
Ý+clock-sdrc-ick@1Ýti,wait-gate-clock êsdrc_ick”[ïŽclock-mmchs2-ick@25Ýti,omap3-interface-clockêmmchs2_ick”\ïÅclock-mmchs1-ick@24Ýti,omap3-interface-clockêmmchs1_ick”\ïÆclock-hdq-ick@22Ýti,omap3-interface-clockêhdq_ick”\ïÇclock-mcspi4-ick@21Ýti,omap3-interface-clockêmcspi4_ick”\ïÈclock-mcspi3-ick@20Ýti,omap3-interface-clockêmcspi3_ick”\ïÉclock-mcspi2-ick@19Ýti,omap3-interface-clockêmcspi2_ick”\ïÊclock-mcspi1-ick@18Ýti,omap3-interface-clockêmcspi1_ick”\ïËclock-i2c3-ick@17Ýti,omap3-interface-clock êi2c3_ick”\ïÌclock-i2c2-ick@16Ýti,omap3-interface-clock êi2c2_ick”\ïÍclock-i2c1-ick@15Ýti,omap3-interface-clock êi2c1_ick”\ïÎclock-uart2-ick@14Ýti,omap3-interface-clock
êuart2_ick”\ïÏclock-uart1-ick@13
Ýti,omap3-interface-clock
êuart1_ick”\ïÐclock-gpt11-ick@12Ýti,omap3-interface-clock
êgpt11_ick”\ïÑclock-gpt10-ick@11Ýti,omap3-interface-clock
êgpt10_ick”\ïÒclock-mcbsp5-ick@10
Ýti,omap3-interface-clockêmcbsp5_ick”\ïÓclock-mcbsp1-ick@9 Ýti,omap3-interface-clockêmcbsp1_ick”\ïÔclock-omapctrl-ick@6Ýti,omap3-interface-clock
êomapctrl_ick”\ïÕclock-aes2-ick@28Ýti,omap3-interface-clock êaes2_ick”\ïclock-sha12-ick@27Ýti,omap3-interface-clock
êsha12_ick”\ïÖclock-icr-ick@29Ýti,omap3-interface-clockêicr_ick”\clock-des2-ick@26Ýti,omap3-interface-clock êdes2_ick”\clock-mspro-ick@23Ýti,omap3-interface-clock
êmspro_ick”\clock-mailboxes-ick@7Ýti,omap3-interface-clockêmailboxes_ick”\clock-sad2d-ick@3Ýti,omap3-interface-clock
êsad2d_ick”Gïáclock-hsotgusb-ick-3430es2@4Ý"ti,omap3-hsotgusb-interface-clockêhsotgusb_ick_3430es2”[ïclock-ssi-ick-3430es2@0Ýti,omap3-ssi-interface-clockêssi_ick_3430es2”]ïclock-mmchs3-ick@30Ýti,omap3-interface-clockêmmchs3_ick”\ïÛgpmc_fckÝfixed-factor-clock”[}ˆcore_l4_ickÝfixed-factor-clock”I}ˆï\clock@e00
ti,clkselÝ+clock-dss-tv-fckÝti,gate-clockêdss_tv_fck”ANï´clock-dss-96m-fckÝti,gate-clockêdss_96m_fck”YNïµclock-dss2-alwon-fckÝti,gate-clockêdss2_alwon_fck”"Nï¶clock-dss1-alwon-fck-3430es2@0Ýti,dss-gate-clockêdss1_alwon_fck_3430es2”^Ãï·dummy_ckÝfixed-clock>clock@c00
ti,clkselÝ+clock-gpt1-gate-fck@0Ýti,composite-gate-clockêgpt1_gate_fck”"ï`clock-gpio1-dbck@3Ýti,gate-clockêgpio1_dbck”_ï«clock-wdt2-fck@5Ýti,wait-gate-clock êwdt2_fck”_ï¬clock-sr1-fck@6Ýti,wait-gate-clockêsr1_fck”"ïclock-sr2-fck@7Ýti,wait-gate-clockêsr2_fck”"ïclock-usim-gate-fck@9 Ýti,composite-gate-clockêusim_gate_fck”Yï‚gpt1_fckÝti,composite-clock”`aïwkup_32k_fckÝfixed-factor-clock”H}ˆï_clock@c10
ti,clkselÝ+clock-wdt2-ick@5Ýti,omap3-interface-clock êwdt2_ick”bïclock-wdt1-ick@4Ýti,omap3-interface-clock êwdt1_ick”bï®clock-gpio1-ick@3Ýti,omap3-interface-clock
êgpio1_ick”bï¯clock-omap-32ksync-ick@2Ýti,omap3-interface-clockêomap_32ksync_ick”bï°clock-gpt12-ick@1Ýti,omap3-interface-clock
êgpt12_ick”bï±clock-gpt1-ick@0Ýti,omap3-interface-clock êgpt1_ick”bï²clock-usim-ick@9 Ýti,omap3-interface-clock êusim_ick”bï³per_96m_fckÝfixed-factor-clock”2}ˆï per_48m_fckÝfixed-factor-clock”9}ˆïcclock@1000
ti,clkselÝ+clock-uart3-fck@11Ýti,wait-gate-clock
êuart3_fck”cïclock-gpt2-gate-fck@3Ýti,composite-gate-clockêgpt2_gate_fck”"ïeclock-gpt3-gate-fck@4Ýti,composite-gate-clockêgpt3_gate_fck”"ïgclock-gpt4-gate-fck@5Ýti,composite-gate-clockêgpt4_gate_fck”"ïiclock-gpt5-gate-fck@6Ýti,composite-gate-clockêgpt5_gate_fck”"ïkclock-gpt6-gate-fck@7Ýti,composite-gate-clockêgpt6_gate_fck”"ïmclock-gpt7-gate-fck@8Ýti,composite-gate-clockêgpt7_gate_fck”"ïoclock-gpt8-gate-fck@9 Ýti,composite-gate-clockêgpt8_gate_fck”"ïqclock-gpt9-gate-fck@10
Ýti,composite-gate-clockêgpt9_gate_fck”"ïsclock-gpio6-dbck@17Ýti,gate-clockêgpio6_dbck”dï‘clock-gpio5-dbck@16Ýti,gate-clockêgpio5_dbck”dï’clock-gpio4-dbck@15Ýti,gate-clockêgpio4_dbck”dï“clock-gpio3-dbck@14Ýti,gate-clockêgpio3_dbck”dï”clock-gpio2-dbck@13
Ýti,gate-clockêgpio2_dbck”dï•clock-wdt3-fck@12Ýti,wait-gate-clock êwdt3_fck”dï–clock-mcbsp2-gate-fck@0Ýti,composite-gate-clockêmcbsp2_gate_fck”ïclock-mcbsp3-gate-fck@1Ýti,composite-gate-clockêmcbsp3_gate_fck”ïclock-mcbsp4-gate-fck@2Ýti,composite-gate-clockêmcbsp4_gate_fck”ïclock-uart4-fck@18Ýti,wait-gate-clock
êuart4_fck”cïªclock@1040
ti,clksel@Ý+clock-gpt2-mux-fck@0Ýti,composite-mux-clock
êgpt2_mux_fck”H"ïfclock-gpt3-mux-fck@1Ýti,composite-mux-clock
êgpt3_mux_fck”H"ïhclock-gpt4-mux-fck@2Ýti,composite-mux-clock
êgpt4_mux_fck”H"ïjclock-gpt5-mux-fck@3Ýti,composite-mux-clock
êgpt5_mux_fck”H"ïlclock-gpt6-mux-fck@4Ýti,composite-mux-clock
êgpt6_mux_fck”H"ïnclock-gpt7-mux-fck@5Ýti,composite-mux-clock
êgpt7_mux_fck”H"ïpclock-gpt8-mux-fck@6Ýti,composite-mux-clock
êgpt8_mux_fck”H"ïrclock-gpt9-mux-fck@7Ýti,composite-mux-clock
êgpt9_mux_fck”H"ïtgpt2_fckÝti,composite-clock”efïgpt3_fckÝti,composite-clock”ghgpt4_fckÝti,composite-clock”ijgpt5_fckÝti,composite-clock”klgpt6_fckÝti,composite-clock”mngpt7_fckÝti,composite-clock”opgpt8_fckÝti,composite-clock”qrgpt9_fckÝti,composite-clock”stper_32k_alwon_fckÝfixed-factor-clock”H}ˆïdper_l4_ickÝfixed-factor-clock”I}ˆïuclock@1010
ti,clkselÝ+clock-gpio6-ick@17Ýti,omap3-interface-clock
êgpio6_ick”uï—clock-gpio5-ick@16Ýti,omap3-interface-clock
êgpio5_ick”uï˜clock-gpio4-ick@15Ýti,omap3-interface-clock
êgpio4_ick”uï™clock-gpio3-ick@14Ýti,omap3-interface-clock
êgpio3_ick”uïšclock-gpio2-ick@13
Ýti,omap3-interface-clock
êgpio2_ick”uï›clock-wdt3-ick@12Ýti,omap3-interface-clock êwdt3_ick”uïœclock-uart3-ick@11Ýti,omap3-interface-clock
êuart3_ick”uïclock-uart4-ick@18Ýti,omap3-interface-clock
êuart4_ick”uïžclock-gpt9-ick@10
Ýti,omap3-interface-clock êgpt9_ick”uïŸclock-gpt8-ick@9 Ýti,omap3-interface-clock êgpt8_ick”uï clock-gpt7-ick@8Ýti,omap3-interface-clock êgpt7_ick”uï¡clock-gpt6-ick@7Ýti,omap3-interface-clock êgpt6_ick”uï¢clock-gpt5-ick@6Ýti,omap3-interface-clock êgpt5_ick”uï£clock-gpt4-ick@5Ýti,omap3-interface-clock êgpt4_ick”uï¤clock-gpt3-ick@4Ýti,omap3-interface-clock êgpt3_ick”uï¥clock-gpt2-ick@3Ýti,omap3-interface-clock êgpt2_ick”uï¦clock-mcbsp2-ick@0Ýti,omap3-interface-clockêmcbsp2_ick”uï§clock-mcbsp3-ick@1Ýti,omap3-interface-clockêmcbsp3_ick”uï¨clock-mcbsp4-ick@2Ýti,omap3-interface-clockêmcbsp4_ick”uï©emu_src_ckÝti,clkdm-gate-clock”vï*secure_32k_fckÝfixed-clock>€ïwgpt12_fckÝfixed-factor-clock”w}ˆï wdt1_fckÝfixed-factor-clock”w}ˆsecurity_l4_ick2Ýfixed-factor-clock”I}ˆïxclock@a14
ti,clksel
Ý+clock-aes1-ick@3Ýti,omap3-interface-clock êaes1_ick”xïclock-rng-ick@2Ýti,omap3-interface-clockêrng_ick”xïclock-sha11-ick@1Ýti,omap3-interface-clock
êsha11_ick”xclock-des1-ick@0Ýti,omap3-interface-clock êdes1_ick”xclock-pka-ick@4Ýti,omap3-interface-clockêpka_ick”yclock@f00
ti,clkselÝ+clock-cam-mclk@0Ýti,gate-clock êcam_mclk”zÃclock-csi2-96m-fck@1Ýti,gate-clock
êcsi2_96m_fck”ïÞcam_ick@f10Ý!ti,omap3-no-wait-interface-clock”INïÝsecurity_l3_ickÝfixed-factor-clock”G}ˆïyssi_l4_ickÝfixed-factor-clock”I}ˆï]sr_l4_ickÝfixed-factor-clock”I}ˆdpll2_fck@40Ýti,divider-clock”/N[@fï{dpll2_ck@4Ýti,omap3-dpll-clock”"{$@4ø
ï|dpll2_m2_ck@44Ýti,divider-clock”|[Dfï}iva2_ck@0Ýti,wait-gate-clock”}Nïßclock@a18
ti,clksel
Ý&+clock-mad2d-ick@3Ýti,omap3-interface-clock
êmad2d_ick”Gïâclock-usbtll-ick@2Ýti,omap3-interface-clockêusbtll_ick”\ïÚssi_ssr_fck_3430es2Ýti,composite-clock”~ï€ssi_sst_fck_3430es2Ýfixed-factor-clock”€}ˆïsys_d2_ckÝfixed-factor-clock”"}ˆïJomap_96m_d2_fckÝfixed-factor-clock”Y}ˆïKomap_96m_d4_fckÝfixed-factor-clock”Y}ˆïLomap_96m_d8_fckÝfixed-factor-clock”Y}ˆïMomap_96m_d10_fckÝfixed-factor-clock”Y}ˆ
ïNdpll5_m2_d4_ckÝfixed-factor-clock”}ˆïOdpll5_m2_d8_ckÝfixed-factor-clock”}ˆïPdpll5_m2_d16_ckÝfixed-factor-clock”}ˆïQdpll5_m2_d20_ckÝfixed-factor-clock”}ˆïRusim_fckÝti,composite-clock”‚ƒdpll5_ck@d04Ýti,omap3-dpll-clock”""
$
L
4ø
ï„dpll5_m2_ck@d50Ýti,divider-clock”„[
Pfïsgx_gate_fck@b00Ýti,composite-gate-clock”/NïŒcore_d3_ckÝfixed-factor-clock”/}ˆï…core_d4_ckÝfixed-factor-clock”/}ˆï†core_d6_ckÝfixed-factor-clock”/}ˆï‡omap_192m_alwon_fckÝfixed-factor-clock”&}ˆïˆcore_d2_ckÝfixed-factor-clock”/}ˆï‰sgx_mux_fck@b40Ýti,composite-mux-clock ”…†‡3ˆ‰Š‹@ïsgx_fckÝti,composite-clock”Œïsgx_ick@b10Ýti,wait-gate-clock”GNïãcpefuse_fck@a08Ýti,gate-clock”"
Nï×ts_fck@a08Ýti,gate-clock”H
NïØusbtll_fck@a08Ýti,wait-gate-clock”
NïÙdss_ick_3430es2@e10Ýti,omap3-dss-interface-clock”INï¸usbhost_120m_fck@1400Ýti,gate-clock”Nïäusbhost_48m_fck@1400Ýti,dss-gate-clock”9Nïåusbhost_ick@1410Ýti,omap3-dss-interface-clock”INïæclockdomainscore_l3_clkdmti,clockdomain”Ždpll3_clkdmti,clockdomain”dpll1_clkdmti,clockdomain”per_clkdmti,clockdomainl”‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomain”*dpll4_clkdmti,clockdomain” wkup_clkdmti,clockdomain$”«¬®¯°±²³dss_clkdmti,clockdomain”´µ¶·¸core_l4_clkdmti,clockdomain””¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜcam_clkdmti,clockdomain”ÝÞiva2_clkdmti,clockdomain”ßdpll2_clkdmti,clockdomain”|d2d_clkdmti,clockdomain”àáâdpll5_clkdmti,clockdomain”„sgx_clkdmti,clockdomain”ãusbhost_clkdmti,clockdomain”äåætarget-module@48320000ti,sysc-omap2ti,syscH2H2 ýrevsysc”_°›fckick+H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc3"H ïtarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(ýrevsyscsyss#3"”[›ick+H`dma-controller@0ti,omap3630-sdmati,omap-sdma÷
AL Y`ïgpio@48310000ti,omap3-gpioH1÷gpio1fxˆ3"ïÿgpio@49050000ti,omap3-gpioI÷gpio2xˆ3"ïígpio@49052000ti,omap3-gpioI ÷gpio3xˆ3"gpio@49054000ti,omap3-gpioI@÷ gpio4xˆ3"ïúgpio@49056000ti,omap3-gpioI`÷!gpio5xˆ3"ïögpio@49058000ti,omap3-gpioI€÷"gpio6xˆ3"serial@4806a000ti,omap3-uartH ”HçR/124txrxuart1>Ülserial@4806c000ti,omap3-uartHÀ”IçJ/344txrxuart2>Ül¨default¶èserial@49020000ti,omap3-uartI”J/564txrxuart3>Üli2c@48070000
ti,omap3-i2cH€÷8+i2c1¨default¶é>'¬@twl@48H÷”ê›fckti,twl40303"¨default¶ëìaudioti,twl4030-audiocodecÀírtcti,twl4030-rtc÷bciti,twl4030-bci÷ Óîáïívacþ0Ô
–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1-ÆÀÅ-ÆÀïôregulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3*¹€Å*¹€ï regulator-vaux4ti,twl4030-vaux4w@Åw@regulator-vdd1ti,twl4030-vdd1 'ÀÅ ïregulator-vdacti,twl4030-vdacw@Åw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:Å0°ïûregulator-vmmc2ti,twl4030-vmmc2:Å0°regulator-vusb1v5ti,twl4030-vusb1v5ïðregulator-vusb1v8ti,twl4030-vusb1v8ïñregulator-vusb3v1ti,twl4030-vusb3v1ïîregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@Åw@ïregulator-vsimti,twl4030-vsimw@Å-ÆÀgpioti,twl4030-gpioxˆ3")twl4030-usbti,twl4030-usb÷
5ðCñQî_hïpwmti,twl4030-pwmsï*pwmledti,twl4030-pwmledspwrbuttonti,twl4030-pwrbutton÷keypadti,twl4030-keypad÷~Žmadcti,twl4030-madc÷¡ïïpower4ti,twl4030-power-idle-osc-offti,twl4030-power-idle³i2c@48072000
ti,omap3-i2cH €÷9+i2c2¨default¶ò>€i2c@48060000
ti,omap3-i2cH€÷=+i2c3¨default¶ó>€tsc2004@48ti,tsc2004HÃô¨default¶õ”öÎáô!4M]@mailbox@48094000ti,omap3-mailboxmailboxH @÷x„–mbox-dsp¨³spi@48098000ti,omap2-mcspiH €÷A+mcspi1¾@/#$%&'()* 4tx0rx0tx1rx1tx2rx2tx3rx3¨default¶÷spi@4809a000ti,omap2-mcspiH ÷B+mcspi2¾ /+,-.4tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH€÷[+mcspi3¾ /4tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH ÷0+mcspi4¾/FG4tx0rx01w@480b2000ti,omap3-1wH ÷:hdq1wmmc@4809c000ti,omap3-hsmmcH À÷Smmc1Ì/=>4txrxÙø”Sç¨default¶ùæúïúøûmmc@480b4000ti,omap3-hsmmcH@÷Vmmc2//04txrxmmc@480ad000ti,omap3-hsmmcH
Ð÷^mmc3/MN4txrx”^ç6¶üý¨defaultøþ!+wlcore@2
ti,wl1273ÿ÷/Œº€mmu@480bd400Cti,omap2-iommuHÔ€÷mmu_ispPïmmu@5d000000Cti,omap2-iommu]€÷mmu_iva `disabledwdt@48314000
ti,omap3-wdtH1@€
wd_timer2mcbsp@48074000ti,omap3-mcbspH@ÿýmpu÷;<�
gcommontxrxw€mcbsp1/ 4txrx”›fck `disabledtarget-module@480a0000ti,sysc-omap2ti,syscH
<�H
@H
Dýrevsyscsyss"”›ick+H
rng@0
ti,omap2-rng ÷4mcbsp@49022000ti,omap3-mcbspI ÿI€ÿ
ýmpusidetone÷>?gcommontxrxsidetonewmcbsp2mcbsp2_sidetone/!"4txrx”§›fckick`okay¨default¶ï#mcbsp@49024000ti,omap3-mcbspI@ÿI ÿ
ýmpusidetone÷YZgcommontxrxsidetonew€mcbsp3mcbsp3_sidetone/4txrx”¨›fckick `disabledmcbsp@49026000ti,omap3-mcbspI`ÿýmpu÷67
gcommontxrxw€mcbsp4/4txrx”›fck† `disabledmcbsp@48096000ti,omap3-mcbspH `ÿýmpu÷QR
gcommontxrxw€mcbsp5/4txrx”›fck `disabledsham@480c3000ti,omap3-shamshamH0d÷1/E4rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1€H1€H1€ýrevsyscsyss'"”²›fckick+H1€—«timer@0ti,omap3430-timer€”›fck÷%¶ÅÕHtarget-module@49032000ti,sysc-omap2-timerti,syscI I I ýrevsyscsyss'"”¦›fckick+I timer@0ti,omap3430-timer÷&timer@49034000ti,omap3430-timerI@÷'timer3timer@49036000ti,omap3430-timerI`÷(timer4timer@49038000ti,omap3430-timerI€÷)timer5ìtimer@4903a000ti,omap3430-timerI ÷*timer6ìtimer@4903c000ti,omap3430-timerIÀ÷+timer7ìtimer@4903e000ti,omap3430-timerIà÷,timer8ùìtimer@49040000ti,omap3430-timerI÷-timer9ùtimer@48086000ti,omap3430-timerH`÷.timer10ùtimer@48088000ti,omap3430-timerH€÷/timer11ùtarget-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@ýrevsyscsyss'"” ±›fckick+H0@timer@0ti,omap3430-timer÷_¶usbhstll@48062000
ti,usbhs-tllH ÷Nusb_tll_hsusbhshost@48064000ti,usbhs-hostH@usb_host_hs+¨default¶
ehci-phyohci@48064400ti,ohci-omap3HD÷L!ehci@48064800
ti,ehci-omapHH÷M9gpmc@6e000000ti,omap3430-gpmcgpmcnÐ÷/4rxtx>J+3"xˆ00,ïnand@0,0ti,omap2-nand÷\micron,mt29f4g16abbda3wkzbch8Š“¤²,Ä,Öå"ø,(6)@8RIRZ(l„+ethernet@gpmc¨default¶
ö÷ÿsmsc,lan9221smsc,lan9115–¡¤²*Ä$Öåø³*Á$8<�I6)$Ïé lZ* 4 N ^ l ytarget-module@480ab000ti,sysc-omap2ti,syscH
´H
´H
´ýrevsyscsyss3"›fck+H
°”usb@0ti,omap3-musb÷\]gmcdma š ¢¨default¶ « º9 Âusb2-phyc Ì2dss@48050000
ti,omap3-dssH`okay dss_core”·›fck+ Ò â¨default¶dispc@48050400ti,omap3-dispcH÷
dss_dispc”·›fckencoder@4804fc00
ti,omap3-dsiHüHþ@Hÿ ýprotophypll÷ `disabled dss_dsi1”·¶›fcksys_clk+encoder@48050800ti,omap3-rfbiH `disabled dss_rfbi”·¸›fckickencoder@48050c00ti,omap3-vencH `disabled dss_venc”´µ›fcktv_dac_clkportendpoint ô
ï(ssi-controller@48058000
ti,omap3-ssissi`okayH€Hýsysgdd÷Gggdd_mpu+”€ ›ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH H¨ýtxrx÷CDssi-port@4805b000ti,omap3-ssi-portH°H¸ýtxrx÷EFserial@49042000ti,omap3-uartI ÷P/QR4txrxuart4>Ülregulator-abb-mpu
ti,abb-v1žabb_mpu_iva+H0rðH0hýbase-addressint-address
”"
(
9`
IsO€7Èûïpinmux@480025a0 ti,omap3-padconfpinctrl-singleH% \+"3Hfÿ¨default¶hsusb2-2-pins0ƒPRTVXZïisp@480bc000
ti,omap3-ispHÀüHØ÷
U—ð
\Ýports+bandgap@48002524H%$ti,omap36xx-bandgap
hïtarget-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH°8ýsysc”›fck+H°smartreflex@0ti,omap3-smartreflex-core÷target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH8ýsysc”›fck+Hsmartreflex@480c9000ti,omap3-smartreflex-mpu-iva÷target-module@50000000ti,sysc-omap4ti,syscPþPþ ýrevsysc3”ã›fckick+Pgpu@0#ti,omap3630-gpuimg,powervr-sgx530÷opp-tableoperating-points-v2-ti-cpu—ïopp-50-300000000
~á£
…ssssss
“ÿÿÿÿ
¤opp-100-600000000
~#ÃF
…O€O€O€O€O€O€
“ÿÿÿÿopp-130-800000000
~/¯
…7È7È7È7È7È7È
“ÿÿÿÿopp-1000000000
~;šÊ
…ûûûûûû
“ÿÿÿÿopp-supplyti,omap-opp-supply
°ûthermal-zonescpu-thermal
Ëú
áè
ïN
ütripscpu_alert8€Ð‹passiveïcpu_crit_Ð ‹criticalcooling-mapsmap0#(ÿÿÿÿÿÿÿÿmemory@80000000„memory€wl12xx_vmmcregulator-fixedžvwl1271w@Åw@Îÿ7pH[ ïþhsusb2_phy¨default¶!usb-nop-xceivfÿhïoscillatorÝfixed-clock>Œº€ïêgpio_keys
gpio-keys¨default¶"sysboot2rgpio3éúxƒsoundti,omap-twl4030‘omap3logicš#leds
gpio-leds¨default¶$%led1rled1éö£cpu0led2rled2éÿ£nonevideo_regregulator-fixed
žfixed-supply2Z Å2Z ïdisplaylogicpd,type28¨default¶&¹'Ãöportendpoint ô(ïbacklightpwm-backlight¨default¶)Ð*LK@,Õ
(2<�FPZdçÃÿï'regulator-vddvarioregulator-fixed žvddvarioïregulator-vdd33aregulator-fixedžvdd33aï compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,hs_extmute_gpiobci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,use_poweroffvio-supplytouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressureti,x-plate-ohmsti,esd-recovery-timeout-ms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplywp-gpioscd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequency#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highvin-supplyreset-gpioslabellinux,codewakeup-sourceti,modelti,mcbsplinux,default-triggerbacklightenable-gpiospwmsbrightness-levelsdefault-brightness-level