Ð
þíÔ˜8ÍX(@Í /,samsung,k3gsamsung,exynos5800samsung,exynos57Samsung Galaxy S5 (SM-G900H)=handsetaliasesJ/soc/i2c@12c60000O/soc/i2c@12c70000T/soc/i2c@12c80000Y/soc/i2c@12c90000^/soc/serial@12c00000f/soc/serial@12c10000n/soc/serial@12c20000v/soc/serial@12c30000~/soc/i2c@12ca0000ƒ/soc/i2c@12cb0000ˆ/soc/i2c@12cc0000/soc/i2c@12cd0000’/soc/phy@12100000/soc/phy@12500000¨/soc/pinctrl@13400000±/soc/pinctrl@13410000º/soc/pinctrl@14000000Ã/soc/pinctrl@14010000Ì/soc/pinctrl@3860000Õ/soc/i2c@12e00000Ú/soc/i2c@12e10000ß/soc/i2c@12e20000å/soc/video-scaler@13e00000ê/soc/video-scaler@13e10000ï/soc/spi@12d20000ô/soc/spi@12d30000ù/soc/spi@12d40000þ/soc/mmc@12200000soc,simple-bus chipid@10000000,samsung,exynos4210-chipid
memory-controller@12250000,samsung,exynos4210-srom
%interrupt-controller@10440000,samsung,exynos4210-combiner4
D€H
Sinterrupt-controller@10481000,arm,gic-400arm,cortex-a15-gic
HH H@ H` H Ssyscon@10050000,samsung,exynos5-sysregsyscon
PSserial@12c00000,samsung,exynos4210-uart
ÀH3[€buartclk_uart_baud0n
srxtxserial@12c10000,samsung,exynos4210-uart
ÁH4[buartclk_uart_baud0nsrxtxserial@12c20000,samsung,exynos4210-uart
ÂH5[‚buartclk_uart_baud0nsrxtxserial@12c30000,samsung,exynos4210-uart
ÃH6[ƒbuartclk_uart_baud0nsrxtxi2c@12c60000,samsung,s3c2440-i2c
ÆH8 }”okay[bi2c›default©touchscreen@20,syna,rmi4-i2c
H³¾ Éd©
›default rmi4-f01@1
ßrmi4-f12@12
ñi2c@12c70000,samsung,s3c2440-i2c
ÇH9 } ”disabled[bi2c›default©i2c@12c80000,samsung,s3c2440-i2c
ÈH: } ”disabled[bi2c›default©i2c@12c90000,samsung,s3c2440-i2c
ÉH; } ”disabled[bi2c›default©
pwm@12dd0000,samsung,exynos4210-pwm
Ý<�H$%&'([btimersrtc@101e0000,samsung,s3c6410-rtc
H+,”okay[=brtcrtc_srcfimd@14400000,samsung,exynos5420-fimd
@!fifovsynclcd_sysH1 ”disabled[“¥bsclk_fimdfimd@NUm0m1dp-controller@145b0000,samsung,exynos5-dp
[H
”disabled[œbdpafdp@sss@10830000,samsung,exynos4210-secss
ƒHp[×bsecssrng@10830400,samsung,exynos5250-prng
ƒ[×bsecssrng@10830600,samsung,exynos5250-trng
ƒ[×bsecssg2d@10850000,samsung,exynos5250-g2d
…H[”okayN[ábfimg2dsram@2020000
,mmio-sram
@ @smp-sram@0,samsung,exynos4210-sysram
smp-sram@53000,samsung,exynos4210-sysram-ns
0timer@101c0000.,samsung,exynos5420-mctsamsung,exynos4210-mct
°pxyz{€‚ƒ[;bfin_pllmctwatchdog@101d0000,samsung,exynos5420-wdt
H*[<� bwatchdog„adc@12d10000,samsung,exynos-adc-v2
ÑHj› ”disabled[badc„i2c@12ca0000,samsung,exynos5250-hsi2c
ÊH<� ”disabled[ bhsi2c›default©i2c@12cb0000,samsung,exynos5250-hsi2c
ËH= ”disabled[
bhsi2c›default©i2c@12cc0000,samsung,exynos5250-hsi2c
ÌH> ”disabled[bhsi2c›default©i2c@12cd0000,samsung,exynos5250-hsi2c
ÍH? ”okay[bhsi2c›default©pmic@66,samsung,s2mps11-pmic
fH›default©clocks,samsung,s2mps11-clk»!Ès2mps11_aps2mps11_cps2mps11_btSregulatorsBUCK1ÛVDD_MIFê
®`Ö .regulator-state-mem@BUCK2ÛVDD_ARMê5ã`.S\regulator-state-mem@BUCK3ÛVDD_INTê5\À.regulator-state-mem@BUCK4ÛVDD_G3Dê
®`\À.SBregulator-state-mem@BUCK5ÛVDD_MEMêO€O€.regulator-state-mem@BUCK6ÛVDD_KFCê5ã`.S_regulator-state-mem@BUCK7 ÛVIN_LLDOêO€ã`BUCK8 ÛVIN_MLDOêw@ BUCK9 ÛVIN_HLDOê-ÆÀ5gàBUCK10ÛVDD_CAM_ISPêq°6+0LDO1
ÛVDD_ALIVEêB@B@LDO2 ÛVDD_APIOêw@w@.regulator-state-memYLDO3ÛVDD_APIO_MMC01êw@w@regulator-state-mem@LDO4ÛVDD_ADCêw@w@.regulator-state-memYLDO5ÛVDD_HRM_1V8êw@w@LDO6 ÛVDD_MIPIêB@B@.regulator-state-mem@LDO7ÛVDD_MIPI_PLL_ABB1êw@w@.regulator-state-mem@LDO8ÛVDD_VTFêw@w@regulator-state-memYLDO9 ÛVDD_UOTGê-ÆÀ-ÆÀ.Sregulator-state-memYLDO10 ÛVDDQ_PREêw@w@.SLregulator-state-memYLDO11
ÛVDD_HSIC_1V0êB@B@.Sregulator-state-memYLDO12
ÛVDD_HSIC_1V8êw@w@.regulator-state-memYLDO13ÛVDD_APIO_MMC2êw@*¹€.regulator-state-mem@LDO14
ÛVDD_MOTORê-ÆÀ-ÆÀregulator-state-mem@LDO15
ÛVDD_CAM1_2V8ê*¹€*¹€regulator-state-mem@LDO16ÛVDD_APê*¹€*¹€.regulator-state-memYLDO17
ÛVDD_LDO17LDO18
ÛVDD_CODECêw@w@regulator-state-memYLDO19 ÛVDD_VMMCê*¹€*¹€regulator-state-memYLDO20
ÛVDD_CAM1_1V8êw@w@regulator-state-mem@LDO21ÛVDD_CAM_IOêw@w@regulator-state-mem@LDO22ÛVDD_CAM0_S_COREêO€O€regulator-state-mem@LDO23 ÛVDD_MIFSê5Èàregulator-state-memYLDO24ÛVDD_MHL_3V3ê2Z 2Z regulator-state-mem@LDO25ÛVDD_LCD_1V8êw@w@regulator-state-mem@LDO26ÛVDD_CAM0_AFê*¹€*¹€regulator-state-mem@LDO27 ÛVDD_G3DSê5Èàregulator-state-memYLDO28ÛVDD_LCD_3V0ê-ÆÀ-ÆÀregulator-state-mem@LDO29
ÛVDD_LDO29LDO30
ÛVDD_TOUCHêw@w@regulator-state-mem@LDO31 ÛVDD_COMPêw@w@regulator-state-mem@LDO32
ÛVDD_TOUCH_IOêw@w@Sregulator-state-mem@LDO33ÛVDD_MHL_1V8êw@w@regulator-state-mem@LDO34ÛVDD_HRM_3V3ê2Z 2Z regulator-state-mem@LDO35ÛVDD_SILêO€O€regulator-state-mem@LDO36
ÛVDD_LDO36ê5video-scaler@13e10000+,samsung,exynos5420-gscsamsung,exynos5-gsc
áHV[Òbgscl@=N?gpu@11800000&,samsung,exynos5420-maliarm,mali-t628
€P$HÛJu!jobmmugpu[õbcore@@«A”okay¿ÎBopp-table,operating-points-v2SAopp-177000000Ú
ŒÎ@áeÔopp-266000000ÚÚÖ€á
)$opp-350000000ÚÜ“€á
ìtopp-420000000Ú±á¯Äopp-480000000Úœ8áB@opp-543000000Ú ]…ÀáÔ¼opp-600000000Ú#ÃFáŒ0scaler@12800000,samsung,exynos5420-scaler
€”HÜ[}bmscl@CNDEscaler@12810000,samsung,exynos5420-scaler
”HÝ[~bmscl@CNFGscaler@12820000,samsung,exynos5420-scaler
‚”HÞ[bmscl@CNHIjpeg@11f50000,samsung,exynos5420-jpeg
õHYbjpeg[ÃNJjpeg@11f60000,samsung,exynos5420-jpeg
öH¨bjpeg[ÄNKsystem-controller@10040000),samsung,exynos5420-pmusimple-mfdsyscon
P bclkout16[»Sdp-phy ,samsung,exynos5420-dp-video-phy¬Smipi-phy",samsung,exynos5420-mipi-video-phy¬S4syscon-poweroff,syscon-poweroffïö3ýRsyscon-reboot,syscon-rebootïöýtmu@10060000,samsung,exynos5420-tmu
HA[>
btmu_apbifLSUtmu@10064000,samsung,exynos5420-tmu
@H·[>
btmu_apbifLSVtmu@10068000$,samsung,exynos5420-tmu-ext-triminfo
€ÀH¸[>>btmu_apbiftmu_triminfo_apbifLSWtmu@1006c000$,samsung,exynos5420-tmu-ext-triminfo
À
H¹[>?btmu_apbiftmu_triminfo_apbifLSXtmu@100a0000$,samsung,exynos5420-tmu-ext-triminfo
€H×[?>btmu_apbiftmu_triminfo_apbifLSYsysmmu@10a60000,samsung,exynos-sysmmu
¦Hbsysmmumaster[÷á$Ssysmmu@10a70000,samsung,exynos-sysmmu
§Hbsysmmumaster[÷á$Ssysmmu@14650000,samsung,exynos-sysmmu
eHbsysmmumaster[ö¯@$S;sysmmu@13e80000,samsung,exynos-sysmmu
èHbsysmmumaster[ÍÑ@=$S>sysmmu@13e90000,samsung,exynos-sysmmu
éHbsysmmumaster[ÎÒ@=$S?sysmmu@12880000,samsung,exynos-sysmmu
ˆHbsysmmumaster[€}@C$SDsysmmu@12890000,samsung,exynos-sysmmu
‰Hºbsysmmumaster[~@C$SFsysmmu@128a0000,samsung,exynos-sysmmu
ŠH¼bsysmmumaster[‚@C$SHsysmmu@128c0000,samsung,exynos-sysmmu
ŒHbsysmmumaster[€}@C$SEsysmmu@128d0000,samsung,exynos-sysmmu
Hbsysmmumaster[~@C$SGsysmmu@128e0000,samsung,exynos-sysmmu
ŽHbsysmmumaster[‚@C$SIsysmmu@11d40000,samsung,exynos-sysmmu
ÔHbsysmmumaster[»¹$S<�sysmmu@11f10000,samsung,exynos-sysmmu
ñHbsysmmumaster[ÅÃ$SJsysmmu@11f20000,samsung,exynos-sysmmu
òH©bsysmmumaster[ÆÄ$SKsysmmu@11200000,samsung,exynos-sysmmu
Hbsysmmumaster[’‘@#$S$sysmmu@11210000,samsung,exynos-sysmmu
!Hbsysmmumaster[“‘@#$S%sysmmu@14640000,samsung,exynos-sysmmu
dHbsysmmumaster[¦¥@$Ssysmmu@14680000,samsung,exynos-sysmmu
hHbsysmmumaster[§¥@$Spower-domain@10045100,samsung,exynos4210-pd
Q ôCAMarm-a7-pmu,arm,cortex-a7-pmu0H ¡¢£”okay1MNOParm-a15-pmu,arm,cortex-a15-pmu H”okay1QRSTtimer,arm,armv7-timer0H
7n6Dbus-disp1,samsung,exynos-bus[bbus ”disabledbus-disp1-fimd,samsung,exynos-bus[bbus ”disabledbus-fsys,samsung,exynos-bus[bbus ”disabledbus-fsys2,samsung,exynos-bus[bbus ”disabledbus-fsys-apb,samsung,exynos-bus[bbus ”disabledbus-g2d,samsung,exynos-bus[bbus ”disabledbus-g2d-acp,samsung,exynos-bus[bbus ”disabledbus-gen,samsung,exynos-bus[
bbus ”disabledbus-gscl-scaler,samsung,exynos-bus[bbus ”disabledbus-jpeg,samsung,exynos-bus[bbus ”disabledbus-jpeg-apb,samsung,exynos-bus[bbus ”disabledbus-mfc,samsung,exynos-bus[bbus ”disabledbus-mscl,samsung,exynos-bus[bbus ”disabledbus-noc,samsung,exynos-bus[bbus ”disabledbus-peri,samsung,exynos-bus[bbus ”disabledbus-wcore,samsung,exynos-bus[bbus ”disabledopp-table-0,operating-points-v2hS^opp-1800000000ÚkIÒááüáüã`s"àopp-1700000000ÚeSñáÐÐã`s"àopp-1600000000Ú_^áÐÐã`s"àopp-1500000000ÚYh/áÈàÈàã`s"àopp-1400000000ÚSrNáÈàÈàã`s"àopp-1300000000ÚM|máÈàÈàã`s"àopp-1200000000ÚG†ŒáB@B@ã`s"àopp-1100000000ÚA«áB@B@ã`s"àopp-1000000000Ú;šÊáB@B@ã`s"àopp-900000000Ú5¤éáB@B@ã`s"àopp-800000000Ú/¯á
»
» ã`s"àopp-700000000Ú)¹'á
»
» ã`s"àopp-2000000000Úw5”áôôã`s"àopp-1900000000Úq?³áC¤C¤ã`s"àopp-600000000Ú#ÃFá
»
» ã`s"àopp-500000000ÚÍeá
»
» ã`s"àopp-400000000Úׄá
»
» ã`s"àopp-300000000Úá£á
»
» ã`s"àopp-200000000ÚëÂá
»
» ã`s"àopp-table-1,operating-points-v2hS[opp-1300000000ÚM|máÐs"àopp-1200000000ÚG†ŒáÐs"àopp-1100000000ÚA«áÐs"àopp-1000000000Ú;šÊáÈàs"àopp-900000000Ú5¤éáÈàs"àopp-800000000Ú/¯áÈàs"àopp-700000000Ú)¹'áB@s"àopp-600000000Ú#ÃFáB@s"àopp-1400000000ÚSrNátxs"àopp-500000000ÚÍeáB@s"àopp-400000000ÚׄáB@s"àopp-300000000Úá£á
» s"àopp-200000000ÚëÂá
» s"àthermal-zonescpu0-thermal„U”ªtripscpu-alert-0¸LÄ'Eactivecpu-alert-1¸’XÄ'Eactivecpu-alert-2¸°Ä'Eactivecpu-crit-0¸ÔÀÄ Ecriticalcpu1-thermal„V”ªtripscpu-alert-0¸LÄ'Eactivecpu-alert-1¸’XÄ'Eactivecpu-alert-2¸°Ä'Eactivecpu-crit-0¸ÔÀÄ Ecriticalcpu2-thermal„W”ªtripscpu-alert-0¸LÄ'Eactivecpu-alert-1¸’XÄ'Eactivecpu-alert-2¸°Ä'Eactivecpu-crit-0¸ÔÀÄ Ecriticalcpu3-thermal„X”ªtripscpu-alert-0¸LÄ'Eactivecpu-alert-1¸’XÄ'Eactivecpu-alert-2¸°Ä'Eactivecpu-crit-0¸ÔÀÄ Ecriticalgpu-thermal„Y”ªtripscpu-alert-0¸LÄ'Eactivecpu-alert-1¸’XÄ'Eactivecpu-alert-2¸°Ä'Eactivecpu-crit-0¸ÔÀÄ Ecriticalcpus cpu-mapcluster0core0ÏMcore1ÏNcore2ÏOcore3ÏPcluster1core0ÏQcore1ÏRcore2ÏScore3ÏTcpu@100Ócpu,arm,cortex-a7
[7;šÊßZ«[¿ðZ\SMcpu@101Ócpu,arm,cortex-a7
[7;šÊßZ«[¿ðZSNcpu@102Ócpu,arm,cortex-a7
[7;šÊßZ«[¿ðZSOcpu@103Ócpu,arm,cortex-a7
[7;šÊßZ«[¿ðZSPcpu@0Ócpu,arm,cortex-a15
[
7kIÒß]«^¿ð6_SQcpu@1Ócpu,arm,cortex-a15
[
7kIÒß]«^¿ð6SRcpu@2Ócpu,arm,cortex-a15
[
7kIÒß]«^¿ð6SScpu@3Ócpu,arm,cortex-a15
[
7kIÒß]«^¿ð6STmemory@20000000Ómemory
€fixed-rate-clocksoscclk,samsung,exynos5420-oscclk7n6firmware@2073000,samsung,secure-firmware
0regulator-tsp-vdd-en,regulator-fixedÛtsp_vdd_enê2Z 2Z (`-S interrupt-parent#address-cells#size-cellscompatiblemodelchassis-typei2c0i2c1i2c2i2c3serial0serial1serial2serial3i2c4i2c5i2c6i2c7usbdrdphy0usbdrdphy1pinctrl0pinctrl1pinctrl2pinctrl3pinctrl4i2c8i2c9i2c10gsc0gsc1spi0spi1spi2mmc0rangesreg#interrupt-cellsinterrupt-controllersamsung,combiner-nrinterruptsphandleclocksclock-namesdmasdma-namessamsung,sysreg-phandlestatuspinctrl-namespinctrl-0vio-supplyvdd-supplysyna,startup-delay-mssyna,nosleep-modesyna,sensor-typesamsung,pwm-outputs#pwm-cellsinterrupt-namessamsung,sysregpower-domainsiommusiommu-namesphysphy-namesinterrupts-extendedsamsung,syscon-phandle#io-channel-cellswakeup-source#clock-cellsclock-output-namesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-off-in-suspendregulator-on-in-suspendvdd33-supplyvdd10-supplysnps,dis_u3_susphy_quirkdr_mode#phy-cellssamsung,pmu-sysconsamsung,pmureg-phandleinterface-typefifo-depthmmc-ddr-1_8vmmc-hs200-1_8vcap-mmc-highspeednon-removableclock-frequencysamsung,dw-mshc-ciu-divsamsung,dw-mshc-sdr-timingsamsung,dw-mshc-ddr-timingsamsung,dw-mshc-hs400-timingsamsung,read-strobe-delaybus-widthsamsung,syscon-clkevent-name#power-domain-cellslabelgpio-controller#gpio-cellssamsung,pinssamsung,pin-functionsamsung,pin-pudsamsung,pin-drv#dma-cells#sound-dai-cellssamsung,idma-addrphyhdmi-phandleoperating-points-v2#cooling-cellsmali-supplyopp-hzopp-microvoltregmapoffsetmask#thermal-sensor-cellsvtmu-supply#iommu-cellsinterrupt-affinityarm,cpu-registers-not-fw-configuredopp-sharedclock-latency-nsthermal-sensorspolling-delay-passivepolling-delaytemperaturehysteresiscpudevice_typecci-control-portcapacity-dmips-mhzdynamic-power-coefficientcpu-supplygpioenable-active-high