Ð
þíàI8Ù´(•Ù|(ti,am3517-craneboardti,am3517ti,omap3+#7TI AM3517 CraneBoard (TMDSEVM3517)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@4809e000{/ocp@68000000/can@5c050000 /ocp@68000000/ethernet@5c000000cpus+cpu@0arm,cortex-a8ˆcpu”˜Ÿcpu«“à¹pmu@54000000arm,cortex-a8-pmu”T€ÍØdebugsssocti,omap-inframpu
ti,omap3-mpuØmpuiva
ti,iva2.2Øiva âdisableddsp
ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus”hÍ
+éØl3_mainl4@48000000ti,omap3-l4-coresimple-bus+éHscm@2000ti,omap3-scmsimple-bus” +é pinmux@30 ti,omap3-padconfpinctrl-single”08+ðÿ%Cÿtps-pins`°tÎscm_conf@270sysconsimple-bus”p0+ép0tpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap”°|pbias_mmc_omap2430ƒpbias_mmc_omap2430’w@ª-ÆÀtÐclocks+clock@68
ti,clksel”hÂ+clock-mcbsp5-mux-fck@4”Âti,composite-mux-clockÏmcbsp5_mux_fck˜t clock-mcbsp3-mux-fck@0”Âti,composite-mux-clockÏmcbsp3_mux_fck˜tclock-mcbsp4-mux-fck@2”Âti,composite-mux-clockÏmcbsp4_mux_fck˜tmcbsp5_fckÂti,composite-clock˜ tÖclock@4
ti,clksel”Â+clock-mcbsp1-mux-fck@2”Âti,composite-mux-clockÏmcbsp1_mux_fck˜tclock-mcbsp2-mux-fck@6”Âti,composite-mux-clockÏmcbsp2_mux_fck˜t
mcbsp1_fckÂti,composite-clock˜
tÒmcbsp2_fckÂti,composite-clock˜
tÓmcbsp3_fckÂti,composite-clock˜tÔmcbsp4_fckÂti,composite-clock˜tÕemac_ick@32cÂti,am35xx-gate-clock˜”,âtxemac_fck@32cÂti,gate-clock˜”,â tÚvpfe_ick@32cÂti,am35xx-gate-clock˜”,âtyvpfe_fck@32cÂti,gate-clock˜”,â
hsotgusb_ick_am35xx@32cÂti,am35xx-gate-clock˜”,âtzhsotgusb_fck_am35xx@32cÂti,gate-clock˜”,ât{hecc_ck@32cÂti,am35xx-gate-clock˜”,ât|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single”
\+ðÿ%Cÿprm@48306000
ti,omap3-prm”H0`@Íclocks+virt_16_8m_ckÂfixed-clockïYtosc_sys_ck@d40Â
ti,mux-clock˜”
@tsys_ck@1270Âti,divider-clock˜âÿ”p
tsys_clkout1@d70Âti,gate-clock˜”
pâdpll3_x2_ckÂfixed-factor-clock˜!,dpll3_m2x2_ckÂfixed-factor-clock˜!,t dpll4_x2_ckÂfixed-factor-clock˜!,corex2_fckÂfixed-factor-clock˜ !,t!wkup_l4_ickÂfixed-factor-clock˜!,tVcorex2_d3_fckÂfixed-factor-clock˜!!,trcorex2_d5_fckÂfixed-factor-clock˜!!,tsclockdomainscm@48004000ti,omap3-cm”H@@clocks+dummy_apb_pclkÂfixed-clockïomap_32k_fckÂfixed-clockï€tFvirt_12m_ckÂfixed-clockï·tvirt_13m_ckÂfixed-clockïÆ]@tvirt_19200000_ckÂfixed-clockï$øtvirt_26000000_ckÂfixed-clock€tvirt_38_4m_ckÂfixed-clockïIðtdpll4_ck@d00Âti,omap3-dpll-per-clock˜”
D
0tdpll4_m2_ck@d48Âti,divider-clock˜ÿ?”
H
t"dpll4_m2x2_mul_ckÂfixed-factor-clock˜"!,t#dpll4_m2x2_ck@d00Âti,gate-clock˜#â”
6t$omap_96m_alwon_fckÂfixed-factor-clock˜$!,t0dpll3_ck@d00Âti,omap3-dpll-core-clock˜”
@
0tclock@1140
ti,clksel”@Â+clock-dpll3-m3@16”Âti,divider-clockÏdpll3_m3_ck˜ÿ
t*clock-dpll4-m6@24”Âti,divider-clockÏdpll4_m6_ck˜ÿ?
t<�clock-emu-src-mux@0”Â
ti,mux-clockÏemu_src_mux_ck˜%&'tjclock-pclk-fck@8”Âti,divider-clock Ïpclk_fck˜(ÿ
clock-pclkx2-fck@6”Âti,divider-clockÏpclkx2_fck˜(ÿ
clock-atclk-fck@4”Âti,divider-clock
Ïatclk_fck˜(ÿ
clock-traceclk-src-fck@2”Â
ti,mux-clockÏtraceclk_src_fck˜%&'t)clock-traceclk-fck@11”Âti,divider-clock
Ïtraceclk_fck˜)ÿ
dpll3_m3x2_mul_ckÂfixed-factor-clock˜*!,t+dpll3_m3x2_ck@d00Âti,gate-clock˜+â”
6t,emu_core_alwon_ckÂfixed-factor-clock˜,!,t%sys_altclkÂfixed-clockït3mcbsp_clksÂfixed-clockïtcore_ckÂfixed-factor-clock˜!,t-dpll1_fck@940Âti,divider-clock˜-âÿ” @
t.dpll1_ck@904Âti,omap3-dpll-clock˜.” $ @ 4tdpll1_x2_ckÂfixed-factor-clock˜!,t/dpll1_x2m2_ck@944Âti,divider-clock˜/ÿ” D
tCcm_96m_fckÂfixed-factor-clock˜0!,t1clock@d40
ti,clksel”
@Â+clock-dpll3-m2@27”Âti,divider-clockÏdpll3_m2_ck˜ÿ
tclock-omap-96m-fck@6”Â
ti,mux-clock
Ïomap_96m_fck˜1tNclock-omap-54m-fck@5”Â
ti,mux-clock
Ïomap_54m_fck˜23t?clock-omap-48m-fck@3”Â
ti,mux-clock
Ïomap_48m_fck˜43t7clock@e40
ti,clksel”@Â+clock-dpll4-m3@8”Âti,divider-clockÏdpll4_m3_ck˜ÿ
t5clock-dpll4-m4@0”Âti,divider-clockÏdpll4_m4_ck˜ÿ
t8dpll4_m3x2_mul_ckÂfixed-factor-clock˜5!,t6dpll4_m3x2_ck@d00Âti,gate-clock˜6â”
6t2cm_96m_d2_fckÂfixed-factor-clock˜1!,t4omap_12m_fckÂfixed-factor-clock˜7!,tOdpll4_m4x2_mul_ckÂti,fixed-factor-clock˜8LZgt9dpll4_m4x2_ck@d00Âti,gate-clock˜9â”
6gtRdpll4_m5_ck@f40Âti,divider-clock˜ÿ?”@
t:dpll4_m5x2_mul_ckÂti,fixed-factor-clock˜:LZgt;dpll4_m5x2_ck@d00Âti,gate-clock˜;â”
6gdpll4_m6x2_mul_ckÂfixed-factor-clock˜<�!,t=dpll4_m6x2_ck@d00Âti,gate-clock˜=â”
6t>emu_per_alwon_ckÂfixed-factor-clock˜>!,t&clock@d70
ti,clksel”
pÂ+clock-clkout2-src-gate@7” ti,composite-no-wait-gate-clockÏclkout2_src_gate_ck˜-tAclock-clkout2-src-mux@0”Âti,composite-mux-clockÏclkout2_src_mux_ck˜-1?tBclock-sys-clkout2@3”Âti,divider-clockÏsys_clkout2˜@ÿ@zclkout2_src_ckÂti,composite-clock˜ABt@mpu_ckÂfixed-factor-clock˜C!,tDarm_fck@924Âti,divider-clock˜D” $ÿemu_mpu_alwon_ckÂfixed-factor-clock˜D!,t'clock@a40
ti,clksel”
@Â+clock-l3-ick@0”Âti,divider-clockÏl3_ick˜-ÿ
tEclock-l4-ick@2”Âti,divider-clockÏl4_ick˜Eÿ
tGclock-gpt10-mux-fck@6”Âti,composite-mux-clockÏgpt10_mux_fck˜FtKclock-gpt11-mux-fck@7”Âti,composite-mux-clockÏgpt11_mux_fck˜FtMclock@c40
ti,clksel”@Â+clock-rm-ick@1”Âti,divider-clockÏrm_ick˜Gÿ
clock-gpt1-mux-fck@0”Âti,composite-mux-clock
Ïgpt1_mux_fck˜FtUclock@a00
ti,clksel”
Â+clock-gpt10-gate-fck@11”Âti,composite-gate-clockÏgpt10_gate_fck˜tJclock-gpt11-gate-fck@12”Âti,composite-gate-clockÏgpt11_gate_fck˜tLclock-mmchs2-fck@25”Âti,wait-gate-clockÏmmchs2_fck˜t¤clock-mmchs1-fck@24”Âti,wait-gate-clockÏmmchs1_fck˜t¥clock-i2c3-fck@17”Âti,wait-gate-clock Ïi2c3_fck˜t¦clock-i2c2-fck@16”Âti,wait-gate-clock Ïi2c2_fck˜t§clock-i2c1-fck@15”Âti,wait-gate-clock Ïi2c1_fck˜t¨clock-mcbsp5-gate-fck@10”
Âti,composite-gate-clockÏmcbsp5_gate_fck˜tclock-mcbsp1-gate-fck@9” Âti,composite-gate-clockÏmcbsp1_gate_fck˜t
clock-mcspi4-fck@21”Âti,wait-gate-clockÏmcspi4_fck˜Ht©clock-mcspi3-fck@20”Âti,wait-gate-clockÏmcspi3_fck˜Htªclock-mcspi2-fck@19”Âti,wait-gate-clockÏmcspi2_fck˜Ht«clock-mcspi1-fck@18”Âti,wait-gate-clockÏmcspi1_fck˜Ht¬clock-uart2-fck@14”Âti,wait-gate-clock
Ïuart2_fck˜Htclock-uart1-fck@13”
Âti,wait-gate-clock
Ïuart1_fck˜Ht®clock-hdq-fck@22”Âti,wait-gate-clockÏhdq_fck˜It¯clock-uart4-fck-am35xx@23”Âti,wait-gate-clockÏuart4_fck_am35xx˜Hclock-mmchs3-fck@30”Âti,wait-gate-clockÏmmchs3_fck˜tÈgpt10_fckÂti,composite-clock˜JKgpt11_fckÂti,composite-clock˜LMcore_96m_fckÂfixed-factor-clock˜N!,tcore_48m_fckÂfixed-factor-clock˜7!,tHcore_12m_fckÂfixed-factor-clock˜O!,tIcore_l3_ickÂfixed-factor-clock˜E!,tPclock@a10
ti,clksel”
Â+clock-sdrc-ick@1”Âti,wait-gate-clock Ïsdrc_ick˜Ptwclock-mmchs2-ick@25”Âti,omap3-interface-clockÏmmchs2_ick˜Qt°clock-mmchs1-ick@24”Âti,omap3-interface-clockÏmmchs1_ick˜Qt±clock-hdq-ick@22”Âti,omap3-interface-clockÏhdq_ick˜Qt²clock-mcspi4-ick@21”Âti,omap3-interface-clockÏmcspi4_ick˜Qt³clock-mcspi3-ick@20”Âti,omap3-interface-clockÏmcspi3_ick˜Qt´clock-mcspi2-ick@19”Âti,omap3-interface-clockÏmcspi2_ick˜Qtµclock-mcspi1-ick@18”Âti,omap3-interface-clockÏmcspi1_ick˜Qt¶clock-i2c3-ick@17”Âti,omap3-interface-clock Ïi2c3_ick˜Qt·clock-i2c2-ick@16”Âti,omap3-interface-clock Ïi2c2_ick˜Qt¸clock-i2c1-ick@15”Âti,omap3-interface-clock Ïi2c1_ick˜Qt¹clock-uart2-ick@14”Âti,omap3-interface-clock
Ïuart2_ick˜Qtºclock-uart1-ick@13”
Âti,omap3-interface-clock
Ïuart1_ick˜Qt»clock-gpt11-ick@12”Âti,omap3-interface-clock
Ïgpt11_ick˜Qt¼clock-gpt10-ick@11”Âti,omap3-interface-clock
Ïgpt10_ick˜Qt½clock-mcbsp5-ick@10”
Âti,omap3-interface-clockÏmcbsp5_ick˜Qt¾clock-mcbsp1-ick@9” Âti,omap3-interface-clockÏmcbsp1_ick˜Qt¿clock-omapctrl-ick@6”Âti,omap3-interface-clock
Ïomapctrl_ick˜QtÀclock-aes2-ick@28”Âti,omap3-interface-clock Ïaes2_ick˜QtÁclock-sha12-ick@27”Âti,omap3-interface-clock
Ïsha12_ick˜QtÂclock-ipss-ick@4”Âti,am35xx-interface-clock Ïipss_ick˜Ptclock-uart4-ick-am35xx@23”Âti,omap3-interface-clockÏuart4_ick_am35xx˜Qclock-mmchs3-ick@30”Âti,omap3-interface-clockÏmmchs3_ick˜QtÇgpmc_fckÂfixed-factor-clock˜P!,core_l4_ickÂfixed-factor-clock˜G!,tQclock@e00
ti,clksel”Â+clock-dss-tv-fckÂti,gate-clockÏdss_tv_fck˜?âtŸclock-dss-96m-fckÂti,gate-clockÏdss_96m_fck˜Nât clock-dss2-alwon-fckÂti,gate-clockÏdss2_alwon_fck˜ât¡clock-dss1-alwon-fck-3430es2@0”Âti,dss-gate-clockÏdss1_alwon_fck_3430es2˜Rgt¢dummy_ckÂfixed-clockïclock@c00
ti,clksel”Â+clock-gpt1-gate-fck@0”Âti,composite-gate-clockÏgpt1_gate_fck˜tTclock-gpio1-dbck@3”Âti,gate-clockÏgpio1_dbck˜St—clock-wdt2-fck@5”Âti,wait-gate-clock Ïwdt2_fck˜St˜gpt1_fckÂti,composite-clock˜TUt×wkup_32k_fckÂfixed-factor-clock˜F!,tSclock@c10
ti,clksel”Â+clock-wdt2-ick@5”Âti,omap3-interface-clock Ïwdt2_ick˜Vt™clock-wdt1-ick@4”Âti,omap3-interface-clock Ïwdt1_ick˜Vtšclock-gpio1-ick@3”Âti,omap3-interface-clock
Ïgpio1_ick˜Vt›clock-omap-32ksync-ick@2”Âti,omap3-interface-clockÏomap_32ksync_ick˜Vtœclock-gpt12-ick@1”Âti,omap3-interface-clock
Ïgpt12_ick˜Vtclock-gpt1-ick@0”Âti,omap3-interface-clock Ïgpt1_ick˜Vtžper_96m_fckÂfixed-factor-clock˜0!,tper_48m_fckÂfixed-factor-clock˜7!,tWclock@1000
ti,clksel”Â+clock-uart3-fck@11”Âti,wait-gate-clock
Ïuart3_fck˜Wt}clock-gpt2-gate-fck@3”Âti,composite-gate-clockÏgpt2_gate_fck˜tYclock-gpt3-gate-fck@4”Âti,composite-gate-clockÏgpt3_gate_fck˜t[clock-gpt4-gate-fck@5”Âti,composite-gate-clockÏgpt4_gate_fck˜t]clock-gpt5-gate-fck@6”Âti,composite-gate-clockÏgpt5_gate_fck˜t_clock-gpt6-gate-fck@7”Âti,composite-gate-clockÏgpt6_gate_fck˜taclock-gpt7-gate-fck@8”Âti,composite-gate-clockÏgpt7_gate_fck˜tcclock-gpt8-gate-fck@9” Âti,composite-gate-clockÏgpt8_gate_fck˜teclock-gpt9-gate-fck@10”
Âti,composite-gate-clockÏgpt9_gate_fck˜tgclock-gpio6-dbck@17”Âti,gate-clockÏgpio6_dbck˜Xt~clock-gpio5-dbck@16”Âti,gate-clockÏgpio5_dbck˜Xtclock-gpio4-dbck@15”Âti,gate-clockÏgpio4_dbck˜Xt€clock-gpio3-dbck@14”Âti,gate-clockÏgpio3_dbck˜Xtclock-gpio2-dbck@13”
Âti,gate-clockÏgpio2_dbck˜Xt‚clock-wdt3-fck@12”Âti,wait-gate-clock Ïwdt3_fck˜Xtƒclock-mcbsp2-gate-fck@0”Âti,composite-gate-clockÏmcbsp2_gate_fck˜tclock-mcbsp3-gate-fck@1”Âti,composite-gate-clockÏmcbsp3_gate_fck˜tclock-mcbsp4-gate-fck@2”Âti,composite-gate-clockÏmcbsp4_gate_fck˜tclock@1040
ti,clksel”@Â+clock-gpt2-mux-fck@0”Âti,composite-mux-clock
Ïgpt2_mux_fck˜FtZclock-gpt3-mux-fck@1”Âti,composite-mux-clock
Ïgpt3_mux_fck˜Ft\clock-gpt4-mux-fck@2”Âti,composite-mux-clock
Ïgpt4_mux_fck˜Ft^clock-gpt5-mux-fck@3”Âti,composite-mux-clock
Ïgpt5_mux_fck˜Ft`clock-gpt6-mux-fck@4”Âti,composite-mux-clock
Ïgpt6_mux_fck˜Ftbclock-gpt7-mux-fck@5”Âti,composite-mux-clock
Ïgpt7_mux_fck˜Ftdclock-gpt8-mux-fck@6”Âti,composite-mux-clock
Ïgpt8_mux_fck˜Ftfclock-gpt9-mux-fck@7”Âti,composite-mux-clock
Ïgpt9_mux_fck˜Fthgpt2_fckÂti,composite-clock˜YZtØgpt3_fckÂti,composite-clock˜[\gpt4_fckÂti,composite-clock˜]^gpt5_fckÂti,composite-clock˜_`gpt6_fckÂti,composite-clock˜abgpt7_fckÂti,composite-clock˜cdgpt8_fckÂti,composite-clock˜efgpt9_fckÂti,composite-clock˜ghper_32k_alwon_fckÂfixed-factor-clock˜F!,tXper_l4_ickÂfixed-factor-clock˜G!,ticlock@1010
ti,clksel”Â+clock-gpio6-ick@17”Âti,omap3-interface-clock
Ïgpio6_ick˜it„clock-gpio5-ick@16”Âti,omap3-interface-clock
Ïgpio5_ick˜it…clock-gpio4-ick@15”Âti,omap3-interface-clock
Ïgpio4_ick˜it†clock-gpio3-ick@14”Âti,omap3-interface-clock
Ïgpio3_ick˜it‡clock-gpio2-ick@13”
Âti,omap3-interface-clock
Ïgpio2_ick˜itˆclock-wdt3-ick@12”Âti,omap3-interface-clock Ïwdt3_ick˜it‰clock-uart3-ick@11”Âti,omap3-interface-clock
Ïuart3_ick˜itŠclock-uart4-ick@18”Âti,omap3-interface-clock
Ïuart4_ick˜it‹clock-gpt9-ick@10”
Âti,omap3-interface-clock Ïgpt9_ick˜itŒclock-gpt8-ick@9” Âti,omap3-interface-clock Ïgpt8_ick˜itclock-gpt7-ick@8”Âti,omap3-interface-clock Ïgpt7_ick˜itŽclock-gpt6-ick@7”Âti,omap3-interface-clock Ïgpt6_ick˜itclock-gpt5-ick@6”Âti,omap3-interface-clock Ïgpt5_ick˜itclock-gpt4-ick@5”Âti,omap3-interface-clock Ïgpt4_ick˜it‘clock-gpt3-ick@4”Âti,omap3-interface-clock Ïgpt3_ick˜it’clock-gpt2-ick@3”Âti,omap3-interface-clock Ïgpt2_ick˜it“clock-mcbsp2-ick@0”Âti,omap3-interface-clockÏmcbsp2_ick˜it”clock-mcbsp3-ick@1”Âti,omap3-interface-clockÏmcbsp3_ick˜it•clock-mcbsp4-ick@2”Âti,omap3-interface-clockÏmcbsp4_ick˜it–emu_src_ckÂti,clkdm-gate-clock˜jt(secure_32k_fckÂfixed-clockï€tkgpt12_fckÂfixed-factor-clock˜k!,tÙwdt1_fckÂfixed-factor-clock˜k!,rmii_ckÂfixed-clockïúð€tpclk_ckÂfixed-clockï›üÀtdpll5_ck@d04Âti,omap3-dpll-clock˜”
$
L
4¢tldpll5_m2_ck@d50Âti,divider-clock˜lÿ”
P
tvsgx_gate_fck@b00Âti,composite-gate-clock˜-â”ttcore_d3_ckÂfixed-factor-clock˜-!,tmcore_d4_ckÂfixed-factor-clock˜-!,tncore_d6_ckÂfixed-factor-clock˜-!,toomap_192m_alwon_fckÂfixed-factor-clock˜$!,tpcore_d2_ckÂfixed-factor-clock˜-!,tqsgx_mux_fck@b40Âti,composite-mux-clock ˜mno1pqrs”@tusgx_fckÂti,composite-clock˜tutÛsgx_ick@b10Âti,wait-gate-clock˜E”âtÉcpefuse_fck@a08Âti,gate-clock˜”
âtÃts_fck@a08Âti,gate-clock˜F”
âtÄusbtll_fck@a08Âti,wait-gate-clock˜v”
âtÅclock@a18
ti,clksel”
Â+clock-usbtll-ick@2”Âti,omap3-interface-clockÏusbtll_ick˜QtÆdss_ick_3430es2@e10Âti,omap3-dss-interface-clock˜G”ât£usbhost_120m_fck@1400Âti,gate-clock˜v”âtÊusbhost_48m_fck@1400Âti,dss-gate-clock˜7”âtËusbhost_ick@1410Âti,omap3-dss-interface-clock˜G”âtÌclockdomainscore_l3_clkdmti,clockdomain˜wxyz{|dpll3_clkdmti,clockdomain˜dpll1_clkdmti,clockdomain˜per_clkdmti,clockdomainh˜}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–emu_clkdmti,clockdomain˜(dpll4_clkdmti,clockdomain˜wkup_clkdmti,clockdomain ˜—˜™š›œždss_clkdmti,clockdomain˜Ÿ ¡¢£core_l4_clkdmti,clockdomain”˜¤¥¦§¨©ª«¬®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈdpll5_clkdmti,clockdomain˜lsgx_clkdmti,clockdomain˜Éusbhost_clkdmti,clockdomain˜ÊËÌtarget-module@48320000ti,sysc-omap2ti,sysc”H2H2 ªrevsysc´˜SœŸfckick+éH2counter@0ti,omap-counter32k” interrupt-controller@48200000ti,omap3-intcÿ”H ttarget-module@48056000ti,sysc-omap2ti,sysc”H`H`,H`(ªrevsyscsyssÂ#ϴݘPŸick+éH`dma-controller@0ti,omap3430-sdmati,omap-sdma”Í
êõ `tÍgpio@48310000ti,omap3-gpio”H1ÍØgpio1!1ÿgpio@49050000ti,omap3-gpio”IÍØgpio2!1ÿgpio@49052000ti,omap3-gpio”I ÍØgpio3!1ÿgpio@49054000ti,omap3-gpio”I@Í Øgpio4!1ÿgpio@49056000ti,omap3-gpio”I`Í!Øgpio5!1ÿgpio@49058000ti,omap3-gpio”I€Í"Øgpio6!1ÿserial@4806a000ti,omap3-uart”H =HQÍ1Í2VtxrxØuart1ïÜlserial@4806c000ti,omap3-uart”HÀ=IQÍ3Í4VtxrxØuart2ïÜlserial@49020000ti,omap3-uart”I=JQÍ5Í6VtxrxØuart3ïÜli2c@48070000
ti,omap3-i2c”H€Í8+Øi2c1ï'¬@tps@2d”-ti,tps65910`defaultnÎÍx‰Ï•Ï¡ÏϹÏÅÏÑÏÝÏregulators+regulator@0”êvrtcÿregulator@1”êvioÿregulator@2”êvdd1 ƒvdd_core’O€ªO€ÿregulator@3”êvdd2ƒvdd_shv’2Z ª2Z ÿtÑregulator@4”êvdd3regulator@5”êvdig1regulator@6”êvdig2regulator@7”êvpll’w@ªw@ÿregulator@8”êvdac’w@ªw@ÿregulator@9” êvaux1’w@ªw@ÿregulator@10”
êvaux2’w@ªw@ÿregulator@11”êvaux33regulator@12”êvmmc’2Z ª2Z ÿregulator@13”
êvbbi2c@48072000
ti,omap3-i2c”H €Í9+Øi2c2ï€ âdisabledi2c@48060000
ti,omap3-i2c”H€Í=+Øi2c3ï€ âdisabledmailbox@48094000ti,omap3-mailboxØmailbox”H @Í%1C âdisabledmbox-dspU`spi@48098000ti,omap2-mcspi”H €ÍA+Ømcspi1k@QÍ#Í$Í%Í&Í'Í(Í)Í* Vtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi”H ÍB+Ømcspi2k QÍ+Í,Í-Í.Vtx0rx0tx1rx1spi@480b8000ti,omap2-mcspi”H€Í[+Ømcspi3k QÍÍÍÍVtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi”H Í0+Ømcspi4kQÍFÍGVtx0rx01w@480b2000ti,omap3-1w”H Í:Øhdq1wmmc@4809c000ti,omap3-hsmmc”H ÀÍSØmmc1yQÍ=Í>Vtxrx†Ð“ÑŸmmc@480b4000ti,omap3-hsmmc”H@ÍVØmmc2QÍ/Í0Vtxrx âdisabledmmc@480ad000ti,omap3-hsmmc”H
ÐÍ^Ømmc3QÍMÍNVtxrx âdisabledmmu@480bd400©ti,omap2-iommu”HÔ€ÍØmmu_isp¶ âdisabledmmu@5d000000©ti,omap2-iommu”]€ÍØmmu_iva âdisabledwdt@48314000
ti,omap3-wdt”H1@€
Øwd_timer2mcbsp@48074000ti,omap3-mcbsp”H@ÿªmpuÍ;<�
ÆcommontxrxÖ€Ømcbsp1QÍÍ Vtxrx˜ÒŸfck âdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc”H
<�H
@H
Dªrevsyscsyss´ݟick+éH
âdisabledrng@0
ti,omap2-rng” Í4mcbsp@49022000ti,omap3-mcbsp”I ÿI€ÿ
ªmpusidetoneÍ>?ÆcommontxrxsidetoneÖØmcbsp2mcbsp2_sidetoneQÍ!Í"Vtxrx˜Ó”Ÿfckick âdisabledmcbsp@49024000ti,omap3-mcbsp”I@ÿI ÿ
ªmpusidetoneÍYZÆcommontxrxsidetoneÖ€Ømcbsp3mcbsp3_sidetoneQÍÍVtxrx˜Ô•Ÿfckick âdisabledmcbsp@49026000ti,omap3-mcbsp”I`ÿªmpuÍ67
ÆcommontxrxÖ€Ømcbsp4QÍÍVtxrx˜ÕŸfckå âdisabledmcbsp@48096000ti,omap3-mcbsp”H `ÿªmpuÍQR
ÆcommontxrxÖ€Ømcbsp5QÍÍVtxrx˜ÖŸfck âdisabledsham@480c3000ti,omap3-shamØsham”H0dÍ1QÍEVrxtarget-module@48318000ti,sysc-omap2-timerti,sysc”H1€H1€H1€ªrevsyscsyssÂ'´Ý˜×žŸfckick+éH1€ö
timer@0ti,omap3430-timer”€˜×ŸfckÍ%$×4target-module@49032000ti,sysc-omap2-timerti,sysc”I I I ªrevsyscsyssÂ'´Ý˜Ø“Ÿfckick+éI ö
timer@0ti,omap3430-timer”Í&$Ø4timer@49034000ti,omap3430-timer”I@Í'Øtimer3timer@49036000ti,omap3430-timer”I`Í(Øtimer4timer@49038000ti,omap3430-timer”I€Í)Øtimer5Ktimer@4903a000ti,omap3430-timer”I Í*Øtimer6Ktimer@4903c000ti,omap3430-timer”IÀÍ+Øtimer7Ktimer@4903e000ti,omap3430-timer”IàÍ,Øtimer8XKtimer@49040000ti,omap3430-timer”IÍ-Øtimer9Xtimer@48086000ti,omap3430-timer”H`Í.Øtimer10Xtimer@48088000ti,omap3430-timer”H€Í/Øtimer11Xtarget-module@48304000ti,sysc-omap2-timerti,sysc”H0@H0@H0@ªrevsyscsyssÂ'´Ý˜ÙŸfckick+éH0@timer@0ti,omap3430-timer”Í_eusbhstll@48062000
ti,usbhs-tll”H ÍNØusb_tll_hsusbhshost@48064000ti,usbhs-host”H@Øusb_host_hs+éohci@48064400ti,ohci-omap3”HDÍLuehci@48064800
ti,ehci-omap”HHÍMgpmc@6e000000ti,omap3430-gpmcØgpmc”nÐÍQÍVrxtx™+ÿ!1target-module@480ab000ti,sysc-omap2ti,sysc”H
´H
´H
´ªrevsyscsyssÂÏ´ÝŸfck+éH
° âdisabledusb@0ti,omap3-musb”Í\]Æmcdma«¶¾dss@48050000
ti,omap3-dss”H âdisabled Ødss_core˜¢Ÿfck+édispc@48050400ti,omap3-dispc”HÍ
Ødss_dispc˜¢Ÿfckencoder@4804fc00
ti,omap3-dsi”HüHþ@Hÿ ªprotophypllÍ âdisabled Ødss_dsi1˜¢¡Ÿfcksys_clk+encoder@48050800ti,omap3-rfbi”H âdisabled Ødss_rfbi˜¢£Ÿfckickencoder@48050c00ti,omap3-venc”H âdisabled Ødss_venc˜ŸŸfckssi-controller@48058000
ti,omap3-ssiØssi âdisabled”H€HªsysgddÍGÆgdd_mpu+éssi-port@4805a000ti,omap3-ssi-port”H H¨ªtxrxÍCDssi-port@4805b000ti,omap3-ssi-port”H°H¸ªtxrxÍEFtarget-module@5c040000ti,sysc-omap2ti,sysc”\\\ªrevsyscsyssÂϴݘzŸfck+é\am35x_otg_hs@0ti,omap3-musb âdisabled”ÍGÆmcethernet@5c000000ti,am3517-emac
Ødavinci_emacâokay”\ÍCDEF|Çâ 5H˜xŸickmdio@5c030000ti,davinci_mdio
Ødavinci_mdioâokay”\ZB@+˜ÚŸfckserial@4809e000ti,omap3-uartØuart4 âdisabled”H àÍTQÍ7Í6VtxrxïÜlpinmux@480025d8 ti,omap3-padconfpinctrl-single”H%Ø$+ðÿ%Cÿcan@5c050000ti,am3517-hecc âdisabled”\€\0€\ ªhecchecc-rammbx͘|target-module@50000000ti,sysc-omap2ti,sysc”Pªrev˜ÛÉŸfckick+éPgpu@0#ti,omap3430-gpuimg,powervr-sgx530”Íopp-tableoperating-points-v2-ti-cpu|topp-50-300000000cá£jO€xÿÿÿÿÿÿÿÿ‰opp-100-600000000c#ÃFjO€xÿÿÿÿÿÿÿÿmemory@80000000ˆmemory”€fixedregulatorregulator-fixedƒvbat’LK@ªLK@tÏ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3canethernetdevice_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsstatusranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockreg-namesti,sysc-sidleti,sysc-maskti,sysc-midleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namespinctrl-namespinctrl-0ti,en-ck32k-xtalvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-compatibleregulator-always-onregulator-boot-on#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-width#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsti,davinci-ctrl-reg-offsetti,davinci-ctrl-mod-reg-offsetti,davinci-ctrl-ram-offsetti,davinci-ctrl-ram-sizeti,davinci-rmii-enlocal-mac-addressbus_freqopp-hzopp-microvoltopp-supported-hwopp-suspend