Ð
þí>A81Ä(}1ŒUedgeble,neural-compute-module-6a-ioedgeble,neural-compute-module-6arockchip,rk3588+7Edgeble Neu6A IO Boardaliases=/pinctrl/gpio@fd8a0000C/pinctrl/gpio@fec20000I/pinctrl/gpio@fec30000O/pinctrl/gpio@fec40000U/pinctrl/gpio@fec50000[/i2c@fd880000`/i2c@fea90000e/i2c@feaa0000j/i2c@feab0000o/i2c@feac0000t/i2c@fead0000y/i2c@fec80000~/i2c@fec90000ƒ/i2c@feca0000ˆ/serial@fd890000/serial@feb40000˜/serial@feb50000 /serial@feb60000¨/serial@feb70000°/serial@feb80000¸/serial@feb90000À/serial@feba0000È/serial@febb0000Ð/serial@febc0000Ø/spi@feb00000Ý/spi@feb10000â/spi@feb20000ç/spi@feb30000ì/spi@fecb0000ñ/mmc@fe2e0000cpus+cpu-mapcluster0core0öcore1öcore2öcore3öcluster1core0öcore1öcluster2core0öcore1ö cpu@0úcpuarm,cortex-a55
psci+
2
B0£,Wg€t@†€“€ @²€¿Ðäêù
cpu@100úcpuarm,cortex-a55
psci+
Wg€t@†€“€ @²€¿Ðäêù
cpu@200úcpuarm,cortex-a55
psci+
Wg€t@†€“€ @²€¿Ðäêù
cpu@300úcpuarm,cortex-a55
psci+
Wg€t@†€“€ @²€¿Ðäêù
cpu@400úcpuarm,cortex-a76
psci+
2
B0£,Wgt@†“ @²¿Ð êù
cpu@500úcpuarm,cortex-a76
psci+
Wgt@†“ @²¿Ð êù
cpu@600úcpuarm,cortex-a76
psci+
2
B0£,Wgt@†“ @²¿Ð êù
cpu@700úcpuarm,cortex-a76
psci+
Wgt@†“ @²¿Ð êù
idle-states pscicpu-sleeparm,idle-state->Udfxvèl2-cache-l0cacheiv@ˆ‡“¿l2-cache-l1cacheiv@ˆ‡“¿l2-cache-l2cacheiv@ˆ‡“¿l2-cache-l3cacheiv@ˆ‡“¿l2-cache-b0cacheiv@ˆ‡“¿l2-cache-b1cacheiv@ˆ‡“¿l2-cache-b2cacheiv@ˆ‡“¿l2-cache-b3cacheiv@ˆ‡“¿l3-cachecachei0v@ˆ‡“display-subsystemrockchip,display-subsystem¡firmwareopteelinaro,optee-tzsmcscmi
arm,scmi-smc§‚²+protocol@14¸
protocol@16Åpmu-a55arm,cortex-a55-pmuÒpmu-a76arm,cortex-a76-pmuÒpsci
arm,psci-1.0smcclock-0fixed-clockÝ)׫€íspll¸timerarm,armv8-timerPÒ
%sec-physphysvirthyp-physhyp-virtclock-1fixed-clockÝn6íxin24m¸clock-2fixed-clockÝ€íxin32k¸sram@10f000
mmio-sramðð+sram@0arm,scmi-shmemgpu@fb000000*rockchip,rk3588-maliarm,mali-valhall-csfû ê2
BëÂ+corecoregroupstacksЦ0Ò\]^jobmmugpu# 1disabledù!Êusb@fc000000rockchip,rk3588-dwc3snps,dwc3ü@ÒÜ+”“’ref_clksuspend_clkbus_clk8otg@"#Eusb2-phyusb3-phy
Outmi_wide# XR_w§Èé 1disabledusb@fc800000"rockchip,rk3588-ehcigeneric-ehciü€Ò×+ŽÀ$@%Eusb# 1okayusb@fc840000"rockchip,rk3588-ohcigeneric-ohciü„ÒØ+ŽÀ$@%Eusb# 1okayusb@fc880000"rockchip,rk3588-ehcigeneric-ehciüˆÒÚ+‘À&@'Eusb# 1okayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohciüŒÒÛ+‘À&@'Eusb# 1okayusb@fcd00000rockchip,rk3588-dwc3snps,dwc3üÐ@ÒÞ(+jihkr&ref_clksuspend_clkbus_clkutmipipe8host@( Eusb3-phy
Outmi_wideX4_§Èé1okayiommu@fc900000arm,smmu-v3ü @Òqsvoeventqgerrorpriqcmdq-sync% 1disablediommu@fcb00000arm,smmu-v3ü° @Ò}‚{eventqgerrorpriqcmdq-sync% 1disabledsyscon@fd58a000)rockchip,rk3588-pmugrfsysconsimple-mfdýX hsyscon@fd58c000rockchip,rk3588-sys-grfsysconýXÀcsyscon@fd5a4000rockchip,rk3588-vop-grfsysconýZ@ dsyscon@fd5a6000rockchip,rk3588-vo0-grfsysconýZ` +éÙsyscon@fd5a8000rockchip,rk3588-vo1-grfsysconýZ€@+Ñesyscon@fd5ac000rockchip,rk3588-usb-grfsysconýZÀ@×syscon@fd5b0000rockchip,rk3588-php-grfsysconý[+syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsysconý[ÀÚsyscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsysconý\@Ûsyscon@fd5c8000$rockchip,rk3588-usbdpphy-grfsysconý\€@Øsyscon@fd5d0000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]@+Öusb2phy@0rockchip,rk3588-usb2phy¸+ phyclk
íusb480m_phy0Ò‰Xm2phyapb 1disabledÕotg-port> 1disabled"syscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]€@+usb2phy@8000rockchip,rk3588-usb2phy€¸+ phyclk
íusb480m_phy2Ò‡Xo2phyapb1okay$host-port>1okayI)%syscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]À@+usb2phy@c000rockchip,rk3588-usb2phyÀ¸+ phyclk
íusb480m_phy3ÒˆXp 2phyapb1okay&host-port>1okayI*'syscon@fd5e0000$rockchip,rk3588-hdptxphy-grfsysconý^Ôsyscon@fd5f0000rockchip,rk3588-iocsysconý_Üsram@fd600000
mmio-sramý`ý`+clock-controller@fd7c0000rockchip,rk3588-cruý|À€2ÌÎ͆‡]qà@BA«.à2©ø€FÏq)׫€×„Íe/¯õáׄõáëÂÍeZÀðÑ€ëÂT+¸Åi2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2cýˆÒ=+ts i2cpclka,kdefault+1okayregulator@42rockchip,rk8602By–vdd_cpu_big0_s0¥¹Ëdpãûü)regulator-state-memregulator@43 rockchip,rk8603rockchip,rk8602Cy–vdd_cpu_big1_s0¥¹Ëdpãûü)regulator-state-memserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartý‰ÒK+›œbaudclkapb_pclk4--9txrxa.kdefaultCM 1disabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹+’‘ pwmpclka/kdefaultZ 1disabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹+’‘ pwmpclka0kdefaultZ 1disabledpwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹ +’‘ pwmpclka1kdefaultZ1okaypwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹0+’‘ pwmpclka2kdefaultZ 1disabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfdý€fpower-controller!rockchip,rk3588-power-controllere+1okay power-domain@8e+power-domain@9 +!#"y345e+power-domain@10
+!#"y6epower-domain@11+!#"y7epower-domain@12+y89:;epower-domain@13
+epower-domain@14(+€¯y<�epower-domain@15 +…¯†y=epower-domain@16+µ¶y>?@+epower-domain@17 +ºµ¶»yABCepower-domain@21+¯®°›šžŸ ¡¢£¤¥¦¨§ yDEFGHIJK+epower-domain@23+CA¯yLepower-domain@14 +€¯y<�epower-domain@15+…¯y=epower-domain@22+«ªyMepower-domain@24+[Z]yNO+epower-domain@258+çèæäßÞZyPepower-domain@268+QyQRepower-domain@270+ÒÓÐÏÖÕySTUV+epower-domain@28 +ÒÓyWXepower-domain@29(+ÇÆÊÉÓyYZepower-domain@30+z{y[epower-domain@31@+WŒÀŽ‘y\]^_epower-domain@33!+WZ[epower-domain@34"+WZ[epower-domain@37%+Š2y`epower-domain@38&+45epower-domain@40(yaevideo-codec@fdc70000rockchip,rk3588-av1-vpuýÇÒlvdpu2ACBׄׄ+AC
aclkhclk# Xþýÿvop@fdd90000rockchip,rk3588-vop ýÙBýÙP€vopgamma-lutÒœ8+]\abcd[7aclkhclkdclk_vp0dclk_vp1dclk_vp2dclk_vp3pclk_vopŠb# Tc‘d¢e³f 1disabledports+port@0+port@1+port@2+port@3+iommu@fdd97e00,rockchip,rk3588-iommurockchip,rk3568-iommu ýÙ~ýÙÒœ+]\aclkiface%# 1disabledbi2s@fddc0000rockchip,rk3588-i2s-tdmýÜÒ¸+ììámclk_txmclk_rxhclk2êÀ4g9tx# X¸2tx-m× 1disabledi2s@fddf0000rockchip,rk3588-i2s-tdmýßÒ¹+445mclk_txmclk_rxhclk21À4g9tx# XØ2tx-m× 1disabledi2s@fddfc000rockchip,rk3588-i2s-tdmýßÀÒ½+00,mclk_txmclk_rxhclk2-À4g9rx# Xì2rx-m× 1disabledqos@fdf35000rockchip,rk3588-qossysconýóP 8qos@fdf35200rockchip,rk3588-qossysconýóR 9qos@fdf35400rockchip,rk3588-qossysconýóT :qos@fdf35600rockchip,rk3588-qossysconýóV ;qos@fdf36000rockchip,rk3588-qossysconýó` [qos@fdf39000rockchip,rk3588-qossysconýó `qos@fdf3d800rockchip,rk3588-qossysconýóØ aqos@fdf3e000rockchip,rk3588-qossysconýóà ]qos@fdf3e200rockchip,rk3588-qossysconýóâ \qos@fdf3e400rockchip,rk3588-qossysconýóä ^qos@fdf3e600rockchip,rk3588-qossysconýóæ _qos@fdf40000rockchip,rk3588-qossysconýô Yqos@fdf40200rockchip,rk3588-qossysconýô Zqos@fdf40400rockchip,rk3588-qossysconýô Sqos@fdf40500rockchip,rk3588-qossysconýô Tqos@fdf40600rockchip,rk3588-qossysconýô Uqos@fdf40800rockchip,rk3588-qossysconýô Vqos@fdf41000rockchip,rk3588-qossysconýô Wqos@fdf41100rockchip,rk3588-qossysconýô Xqos@fdf60000rockchip,rk3588-qossysconýö >qos@fdf60200rockchip,rk3588-qossysconýö ?qos@fdf60400rockchip,rk3588-qossysconýö @qos@fdf61000rockchip,rk3588-qossysconýö Aqos@fdf61200rockchip,rk3588-qossysconýö Bqos@fdf61400rockchip,rk3588-qossysconýö Cqos@fdf62000rockchip,rk3588-qossysconýö <�qos@fdf63000rockchip,rk3588-qossysconýö0 =qos@fdf64000rockchip,rk3588-qossysconýö@ Lqos@fdf66000rockchip,rk3588-qossysconýö` Dqos@fdf66200rockchip,rk3588-qossysconýöb Eqos@fdf66400rockchip,rk3588-qossysconýöd Fqos@fdf66600rockchip,rk3588-qossysconýöf Gqos@fdf66800rockchip,rk3588-qossysconýöh Hqos@fdf66a00rockchip,rk3588-qossysconýöj Iqos@fdf66c00rockchip,rk3588-qossysconýöl Jqos@fdf66e00rockchip,rk3588-qossysconýön Kqos@fdf67000rockchip,rk3588-qossysconýöp Mqos@fdf67200rockchip,rk3588-qossysconýör qos@fdf70000rockchip,rk3588-qossysconý÷ 6qos@fdf71000rockchip,rk3588-qossysconý÷ 7qos@fdf72000rockchip,rk3588-qossysconý÷ 3qos@fdf72200rockchip,rk3588-qossysconý÷" 4qos@fdf72400rockchip,rk3588-qossysconý÷$ 5qos@fdf80000rockchip,rk3588-qossysconýø Pqos@fdf81000rockchip,rk3588-qossysconýø Qqos@fdf81200rockchip,rk3588-qossysconýø Rqos@fdf82000rockchip,rk3588-qossysconýø Nqos@fdf82200rockchip,rk3588-qossysconýø" Odfi@fe060000þrockchip,rk3588-dfi@Ò&0:³hpcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcieè0?0+CH>MR°)aclk_mstaclk_slvaclk_dbipclkauxpipeúpciPÒø÷öõôsyspmcmsglegacyerrò`iiii$5D0j0L@( Epcie-phy# "Tóóó ó à@ À@0
@À@þó€dbiapbconfigX). 2pwrpipe+ 1disabledlegacy-interrupt-controllerVòÒõipcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcieè@O0+DI?NSs)aclk_mstaclk_slvaclk_dbipclkauxpipeúpciPÒýüûúùsyspmcmsglegacyerrò`kkkk$5D@j@L@l Epcie-phy# "Tôôô ô à@
@0
A@þô€dbiapbconfigX*/ 2pwrpipe+ 1disabledlegacy-interrupt-controllerVòÒúkethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20aþ Òêémacirqeth_wake_irq(+67Y^50stmmacethclk_mac_refpclk_macaclk_macptp_ref# !X$
2stmmacethTck+|mŒn°oà 1disabledmdiosnps,dwmac-mdio+stmmac-axi-configÌÖæmrx-queues-configönqueue0queue1tx-queues-configoqueue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciþ!Ò(+b_eTosatapmaliverxoobrefasic"+1okaysata-port@04@@l Esata-phyA P sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciþ#Ò(+dagVqsatapmaliverxoobrefasic"+ 1disabledsata-port@04@@( Esata-phyA P spi@fe2b0000
rockchip,sfcþ+@ÒÎ+/0clk_sfchclk_sfc+ 1disabledmmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcþ,@ÒË +
®biuciuciu-driveciu-sample_jëÂkdefaultapqrs# (1okayx‚”¥°¸¿ÍtÙummc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcþ-@ÒÌ +Š‹«¬biuciuciu-driveciu-sample_jëÂkdefaultav# % 1disabledmmc@fe2e0000rockchip,rk3588-dwcmshcþ.ÒÍ2-.,BëÂn6ëÂ(+,*+-.corebusaxiblocktimerjëÂawxyz{kdefault(X2corebusaxiblocktimer1okayx°æìú i2s@fe470000rockchip,rk3588-i2s-tdmþGÒ´++/(mclk_txmclk_rxhclk2)-À4--9txrx# &X*+
2tx-mrx-m#kdefault(a|}~€‚ƒ„…× 1disabledi2s@fe480000rockchip,rk3588-i2s-tdmþHÒµ+y}umclk_txmclk_rxhclk4--9txrxX^_
2tx-mrx-m#kdefault(a†‡ˆ‰Š‹ŒŽ× 1disabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2sþIÒ¶+i2s_clki2s_hclk2À49txrx# &kdefaulta‘’“”× 1disabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2sþJÒ·+%i2s_clki2s_hclk2"À49txrx# &kdefaulta•–—˜× 1disabledinterrupt-controller@fe600000arm,gic-v3 þ`þhÒ V>þaH¨8Sò+msi-controller@fe640000arm,gic-v3-itsþdSbjmsi-controller@fe660000arm,gic-v3-itsþfSbèppi-partitionsinterrupt-partition-0minterrupt-partition-1m dma-controller@fea10000arm,pl330arm,primecellþ¡@ ÒVWv+n apb_pclk-dma-controller@fea30000arm,pl330arm,primecellþ£@ ÒXYv+o apb_pclki2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2cþ©+ƒ{ i2cpclkÒ>a™kdefault+ 1disabledi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2cþª+„| i2cpclkÒ?aškdefault+ 1disabledi2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ«+…} i2cpclkÒ@a›kdefault+ 1disabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ¬+†~ i2cpclkÒAaœkdefault+ 1disabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ+‡ i2cpclkÒBakdefault+ 1disabledtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timerþ® Ò!+TWpclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdtþ¯+dc
tclkpclkÒ;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiþ°ÒF+—’spiclkapb_pclk4--9txrx˜ažŸ kdefault+ 1disabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spiþ±ÒG+˜“spiclkapb_pclk4--9txrx˜a¡¢£kdefault+ 1disabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spiþ²ÒH+™”spiclkapb_pclk49txrx˜a¤¥kdefault+1okay2™BëÂpmic@0rockchip,rk806ŸB@¦Òkdefaulta§¨©ª±É)Õ)á)í)ù) ) ) ) )) 5) B« O) \¬ i¬ v) ‚ ’dvs1-null-pins žgpio_pwrctrl1 £pin_fun0¨dvs2-null-pins žgpio_pwrctrl2 £pin_fun0©dvs3-null-pins žgpio_pwrctrl3 £pin_fun0ªregulatorsdcdc-reg1–vdd_gpu_s0¹Ëdpã~ðû0Ô ¬regulator-state-memdcdc-reg2–vdd_cpu_lit_s0¥¹Ëdpã~ðû0Ôregulator-state-memdcdc-reg3–vdd_log_s0¥¹Ë
L¸ãq°û0Ôregulator-state-mem Èq°dcdc-reg4
–vdd_vdenc_s0¥¹Ëdpã~ðû0Ôregulator-state-memdcdc-reg5–vdd_ddr_s0¥¹Ë
L¸ã
» û0Ôregulator-state-mem ÈøPdcdc-reg6–vdd2_ddr_s3¥¹regulator-state-mem ädcdc-reg7–vdd_2v0_pldo_s3¥¹Ë„€ã„€û0Ô«regulator-state-mem ä È„€dcdc-reg8–vcc_3v3_s3¥¹Ë2Z ã2Z tregulator-state-mem ä È2Z dcdc-reg9–vddq_ddr_s0¥¹regulator-state-memdcdc-reg10–vcc_1v8_s3¥¹Ëw@ãw@regulator-state-mem ä Èw@pldo-reg1–avcc_1v8_s0¥¹Ëw@ãw@regulator-state-mempldo-reg2–vcc_1v8_s0¥¹Ëw@ãw@regulator-state-mem Èw@pldo-reg3–avdd_1v2_s0¥¹ËO€ãO€regulator-state-mempldo-reg4–vcc_3v3_s0¥¹Ë2Z ã2Z û0Ôregulator-state-mempldo-reg5–vccio_sd_s0¥¹Ëw@ã2Z û0Ôuregulator-state-mempldo-reg6 –pldo6_s3¥¹Ëw@ãw@regulator-state-mem ä Èw@nldo-reg1–vdd_0v75_s3¥¹Ëq°ãq°regulator-state-mem ä Èq°nldo-reg2–vdd_ddr_pll_s0¥¹ËøPãøPregulator-state-mem ÈøPnldo-reg3
–avdd_0v75_s0¥¹Ëq°ãq°regulator-state-memnldo-reg4–vdd_0v85_s0¥¹ËøPãøPregulator-state-memnldo-reg5–vdd_0v75_s0¥¹Ëq°ãq°regulator-state-memspi@feb30000(rockchip,rk3588-spirockchip,rk3066-spiþ³ÒI+š•spiclkapb_pclk49txrx˜a®¯kdefault+ 1disabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uartþ´ÒL+«Ÿbaudclkapb_pclk4-- 9txrxa°kdefaultMC 1disabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uartþµÒM+¯ baudclkapb_pclk4-
-9txrxa±kdefaultMC1okayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uartþ¶ÒN+³¡baudclkapb_pclk4--
9txrxa²kdefaultMC 1disabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uartþ·ÒO+·¢baudclkapb_pclk4
9txrxa³kdefaultMC 1disabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uartþ¸ÒP+»£baudclkapb_pclk49txrxa´kdefaultMC 1disabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uartþ¹ÒQ+¿¤baudclkapb_pclk4
9txrxaµkdefaultMC1okayserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uartþºÒR+Ã¥baudclkapb_pclk4gg9txrxa¶kdefaultMC1okayserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uartþ»ÒS+Ǧbaudclkapb_pclk4g g
9txrxa·kdefaultMC 1disabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uartþ¼ÒT+˧baudclkapb_pclk4gg9txrxa¸kdefaultMC 1disabledpwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½+LK pwmpclka¹kdefaultZ 1disabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½+LK pwmpclkaºkdefaultZ 1disabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½ +LK pwmpclka»kdefaultZ 1disabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½0+LK pwmpclka¼kdefaultZ 1disabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾+ON pwmpclka½kdefaultZ 1disabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾+ON pwmpclka¾kdefaultZ 1disabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾ +ON pwmpclka¿kdefaultZ 1disabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾0+ON pwmpclkaÀkdefaultZ 1disabledpwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿+RQ pwmpclkaÁkdefaultZ 1disabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿+RQ pwmpclkaÂkdefaultZ 1disabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿ +RQ pwmpclkaÃkdefaultZ 1disabledpwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿0+RQ pwmpclkaÄkdefaultZ 1disabledthermal-zonespackage-thermal ü
Åtripspackage-crit
0Á8
<� criticalbigcore0-thermal üd
Åtripsbigcore0-alert
0L
<�ÐpassiveÆbigcore0-crit
0Á8
<� criticalcooling-mapsmap0
GÆ
Lÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿbigcore2-thermal üd
Åtripsbigcore2-alert
0L
<�ÐpassiveÇbigcore2-crit
0Á8
<� criticalcooling-mapsmap0
GÇ
Lÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿlittlecore-thermal üd
Åtripslittlecore-alert
0L
<�ÐpassiveÈlittlecore-crit
0Á8
<� criticalcooling-mapsmap0
GÈ0
Lÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcenter-thermal ü
Åtripscenter-crit
0Á8
<� criticalgpu-thermal üd
Åtripsgpu-alert
0L
<�ÐpassiveÉgpu-crit
0Á8
<� criticalcooling-mapsmap0
GÉ
LÊÿÿÿÿÿÿÿÿnpu-thermal ü
Åtripsnpu-crit
0Á8
<� criticaltsadc@fec00000rockchip,rk3588-tsadcþÀÒ+žtsadcapb_pclk2žB„€XVW2tsadc-apbtsadc
[ÔÀ
r
‰aË
¤Ìkgpiootpout
®1okayÅadc@fec10000rockchip,rk3588-saradcþÁÒŽ
Ä+‘saradcapb_pclkXU2saradc-apb 1disabledi2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2cþÈ+ˆ€ i2cpclkÒCaÍkdefault+1okayrtc@51haoyu,hym8563Q¦Ò¸íhym8563kdefaultaÎ
Öi2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2cþÉ+‰ i2cpclkÒDaÏkdefault+ 1disabledi2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2cþÊ+Š‚ i2cpclkÒEaÐkdefault+ 1disabledspi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spiþËÒJ+›–spiclkapb_pclk4g
g9txrx˜aÑÒÓkdefault+ 1disabledefuse@fecc0000rockchip,rk3588-otpþÌ +Œ‹otpapb_pclkphyarbX§¦¨2otpapbarb+cpu-code@2id@7cpu-leakage@17cpu-leakage@18cpu-leakage@19log-leakage@1agpu-leakage@1bcpu-version@1c
änpu-leakage@28(codec-leakage@29)dma-controller@fed10000arm,pl330arm,primecellþÑ@ ÒZ[v+p apb_pclkgphy@fed60000rockchip,rk3588-hdptx-phyþÖ + Trefapb>8X#cde!""2phyapbinitcmnlaneroplllcpllTÔ 1disabledphy@fed80000rockchip,rk3588-usbdp-phyþØ>+¡lVÕrefclkimmortalpclkutmi(X
2initcmnlanepcs_apbpma_apb
éÖ
ü×
Ø#Ù 1disabled#phy@fee00000rockchip,rk3588-naneng-combphyþà+¨vW
refapbpipe2¨Bõá>X<�C2phyapb3+EÚ1okaylphy@fee20000rockchip,rk3588-naneng-combphyþâ+ªxW
refapbpipe2ªBõá>X>E2phyapb3+EÛ1okay(sram@ff001000
mmio-sramÿðÿð+pinctrlrockchip,rk3588-pinctrlTÜ+Ýgpio@fd8a0000rockchip,gpio-bankýŠÒ+qr ‚[Ý V ’ò¦gpio@fec20000rockchip,gpio-bankþÂÒ+st ‚[Ý V ’ògpio@fec30000rockchip,gpio-bankþÃÒ+uv ‚[Ý@ V ’òþgpio@fec40000rockchip,gpio-bankþÄÒ+wx ‚[Ý` V ’ògpio@fec50000rockchip,gpio-bankþÅÒ+yz ‚[Ý€ V ’òëpcfg-pull-upgâpcfg-pull-downtàpcfg-pull-noneƒÞpcfg-pull-none-drv-level-2ƒäpcfg-pull-up-drv-level-1gãpcfg-pull-up-drv-level-2gßpcfg-pull-none-smtƒŸáauddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout´Þwemmc-bus8€´ßßßßßßßßxemmc-clk´ßyemmc-cmd´ßzemmc-data-strobe´à{eth1fspigmac1gpuhdmii2c0i2c0m2-xfer ´áá,i2c1i2c1m0-xfer ´
á á™i2c2i2c2m0-xfer ´ á áši2c3i2c3m0-xfer ´ á á›i2c4i2c4m0-xfer ´ á áœi2c5i2c5m0-xfer ´ á ái2c6i2c6m0-xfer ´ á áÍi2c7i2c7m0-xfer ´ á áÏi2c8i2c8m0-xfer ´ á áÐi2s0i2s0-lrck´Þ|i2s0-sclk´Þ}i2s0-sdi0´Þ~i2s0-sdi1´Þi2s0-sdi2´Þ€i2s0-sdi3´Þi2s0-sdo0´Þ‚i2s0-sdo1´Þƒi2s0-sdo2´Þ„i2s0-sdo3´Þ…i2s1i2s1m0-lrck´Þ†i2s1m0-sclk´Þ‡i2s1m0-sdi0´Þˆi2s1m0-sdi1´Þ‰i2s1m0-sdi2´ÞŠi2s1m0-sdi3´Þ‹i2s1m0-sdo0´ ÞŒi2s1m0-sdo1´
Þi2s1m0-sdo2´ÞŽi2s1m0-sdo3´Þi2s2i2s2m1-lrck´Þ‘i2s2m1-sclk´
Þ’i2s2m1-sdi´
Þ“i2s2m1-sdo´Þ”i2s3i2s3-lrck´Þ•i2s3-sclk´Þ–i2s3-sdi´Þ—i2s3-sdo´Þ˜jtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp´âÞÞÞÞÞÞ§pmupwm0pwm0m0-pins´Þ/pwm1pwm1m0-pins´Þ0pwm2pwm2m1-pins´ Þ1pwm3pwm3m0-pins´Þ2pwm4pwm4m0-pins´Þ¹pwm5pwm5m0-pins´ Þºpwm6pwm6m0-pins´Þ»pwm7pwm7m0-pins´Þ¼pwm8pwm8m0-pins´Þ½pwm9pwm9m0-pins´Þ¾pwm10pwm10m0-pins´Þ¿pwm11pwm11m0-pins´ÞÀpwm12pwm12m0-pins´
ÞÁpwm13pwm13m0-pins´ÞÂpwm14pwm14m0-pins´ÞÃpwm15pwm15m0-pins´ÞÄrefclksatasata0sata1sata2sdiosdiom1-pins`´ÞÞÞÞÞÞvsdmmcsdmmc-bus4@´ßßßßssdmmc-clk´ßpsdmmc-cmd´ßqsdmmc-det´ârspdif0spdif1spi0spi0m0-pins0´ããã spi0m0-cs0´ãžspi0m0-cs1´ãŸspi1spi1m1-pins0´ããã£spi1m1-cs0´ã¡spi1m1-cs1´ã¢spi2spi2m2-pins0´ããã¥spi2m2-cs0´ ã¤spi3spi3m1-pins0´ã
ãã¯spi3m1-cs0´ãspi3m1-cs1´ã®spi4spi4m0-pins0´ãããÓspi4m0-cs0´ãÑspi4m0-cs1´ãÒtsadctsadc-shut´ÞÌuart0uart0m1-xfer ´â â.uart1uart1m1-xfer ´
â
â°uart2uart2m0-xfer ´
â
â±uart3uart3m1-xfer ´
â
â²uart4uart4m1-xfer ´
â
â³uart5uart5m1-xfer ´
â
â´uart6uart6m0-xfer ´
â
âµuart7uart7m2-xfer ´
â
â¶uart8uart8m1-xfer ´
â
â·uart9uart9m1-xfer ´
â
â¸vopbt656gpio-functsadc-gpio-func´ÞËeth0gmac0ledsled_user_en´Þüpcie2pcie2-0-rst´Þòpcie3pcie3x2-rst´Þîpcie3x2-vcc3v3-en´Þÿpcie3x4-rst´Þêpcie3x4-vcc3v3-en´Þhym8563hym8563-int´ÞÎusbvcc5v0-host-en´Þusb@fc400000rockchip,rk3588-dwc3snps,dwc3ü@@ÒÝ+—–•ref_clksuspend_clkbus_clk8otg@åæEusb2-phyusb3-phy
Outmi_wide# XS_§Èé 1disabledsyscon@fd5b8000%rockchip,rk3588-pcie3-phy-grfsysconý[€ûsyscon@fd5c0000$rockchip,rk3588-pipe-phy-grfsysconý\úsyscon@fd5cc000$rockchip,rk3588-usbdpphy-grfsysconý\À@ùsyscon@fd5d4000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]@@+øusb2phy@4000rockchip,rk3588-usb2phy@¸+ phyclk
íusb480m_phy1ÒŠXn2phyapb 1disabled÷otg-port> 1disabledåi2s@fddc8000rockchip,rk3588-i2s-tdmýÜ€Ò¼+ññîmclk_txmclk_rxhclk2ïÀ4g9tx# Xº2tx-m× 1disabledi2s@fddf4000rockchip,rk3588-i2s-tdmýß@Òº+99?mclk_txmclk_rxhclk26À4g9tx# XÚ2tx-m× 1disabledi2s@fddf8000rockchip,rk3588-i2s-tdmý߀һ+++'mclk_txmclk_rxhclk2(À4g9rx# XÇ2rx-m× 1disabledi2s@fde00000rockchip,rk3588-i2s-tdmýàÒ¾+&&"mclk_txmclk_rxhclk2#À4g9rx# Xî2rx-m× 1disabledpcie@fe150000*rockchip,rk3588-pcierockchip,rk3568-pcie+è0+@E;JOt)aclk_mstaclk_slvaclk_dbipclkauxpipeúpciPÒsyspmcmsglegacyerrò`çççç$5DèL@é Epcie-phy# "Tððð ð à@ @0
@@þð€dbiapbconfigX&+ 2pwrpipe1okaykdefaultaêÂëÎìlegacy-interrupt-controllerVòÒçpcie-ep@fe150000rockchip,rk3588-pcie-epP
@
@þ @
@0€dbidbi2apbaddr_spaceatu0+@E;JOt)aclk_mstaclk_slvaclk_dbipclkauxpipeÒ
+syspmcmsglegacyerrdma0dma1dma2dma35L@é Epcie-phy# "X&+ 2pwrpipe 1disabledpcie@fe160000*rockchip,rk3588-pcierockchip,rk3568-pcie+è0+AF<�KPu)aclk_mstaclk_slvaclk_dbipclkauxpipeúpciPÒÿþsyspmcmsglegacyerrò`íííí$5DèL@é Epcie-phy# "Tñññ ñ à@ @@0
@@@þñ€dbiapbconfigX', 2pwrpipe1okaykdefaultaîÂëÎïlegacy-interrupt-controllerVòÒÿípcie@fe170000*rockchip,rk3588-pcierockchip,rk3568-pcieè /0+BG=LQ¯)aclk_mstaclk_slvaclk_dbipclkauxpipeúpciPÒóòñðïsyspmcmsglegacyerrò`ðððð$5D j L@ñ Epcie-phy# "Tòòò ò à@ €@0
@€@þò€dbiapbconfigX(- 2pwrpipe+1okaykdefaultaòÂëÎólegacy-interrupt-controllerVòÒððethernet@fe1b0000&rockchip,rk3588-gmacsnps,dwmac-4.20aþ Òãâmacirqeth_wake_irq(+67X]40stmmacethclk_mac_refpclk_macaclk_macptp_ref# !X#
2stmmacethTck+|ôŒõ°öà 1disabledmdiosnps,dwmac-mdio+stmmac-axi-configÌÖæôrx-queues-configöõqueue0queue1tx-queues-configöqueue0queue1sata@fe220000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciþ"Ò(+c`fUpsatapmaliverxoobrefasic"+ 1disabledsata-port@04@@ñ Esata-phyA P phy@fed90000rockchip,rk3588-usbdp-phyþÙ>+¡mW÷refclkimmortalpclkutmi(X2initcmnlanepcs_apbpma_apb
éø
ü×
ù#Ù 1disabledæphy@fee10000rockchip,rk3588-naneng-combphyþá+©wW
refapbpipe2©Bõá>X=D2phyapb3+Eú1okayñphy@fee80000rockchip,rk3588-pcie3-phyþè>+ypclkXH2phy3+Þû1okayéopp-table-cluster0operating-points-v2ï
opp-1008000000ú<Ü
L¸
L¸~ðœ@opp-1200000000úG†Œ
ß4
ß4~ðœ@opp-1416000000úTfr¢„¢„~ðœ@ opp-1608000000ú_Ø"øPøP~ðœ@opp-1800000000úkIÒ~ð~ð~ðœ@opp-table-cluster1operating-points-v2ïopp-1200000000úG†Œ
L¸
L¸B@œ@opp-1416000000úTfrB@œ@opp-1608000000ú_Ø"¢„¢„B@œ@opp-1800000000úkIÒøPøPB@œ@opp-2016000000úx)¸HHB@œ@opp-2208000000úƒ›hllB@œ@opp-2400000000ú
B@B@B@œ@opp-table-cluster2operating-points-v2ïopp-1200000000úG†Œ
L¸
L¸B@œ@opp-1416000000úTfrB@œ@opp-1608000000ú_Ø"¢„¢„B@œ@opp-1800000000úkIÒøPøPB@œ@opp-2016000000úx)¸HHB@œ@opp-2208000000úƒ›hllB@œ@opp-2400000000ú
B@B@B@œ@opp-tableoperating-points-v2!opp-300000000úá£
L¸
L¸øPopp-400000000úׄ
L¸
L¸øPopp-500000000úÍe
L¸
L¸øPopp-600000000ú#ÃF
L¸
L¸øPopp-700000000ú)¹'
®`
®`øPopp-800000000ú/¯q°q°øPopp-900000000ú5¤é55øPopp-1000000000ú;šÊøPøPøPgpio-leds
gpio-ledsled-0,
£heartbeatȦ
2heartbeatkdefaultaüvcc12v-dcin-regulatorregulator-fixed–vcc12v_dcin¥¹Ë·ã·ývcc5v0-sys-regulatorregulator-fixed–vcc5v0_sys¥¹ËLK@ãLK@ý)vcc-1v1-nldo-s3-regulatorregulator-fixed–vcc_1v1_nldo_s3¥¹ËÈàãÈà)¬chosenHserial2:1500000n8vcc3v3-pcie2x1l0-regulatorregulator-fixed–vcc3v3_pcie2x1l0Ë2Z ã2Z Tˆtóvcc3v3-pcie3x2-regulatorregulator-fixedeÈþkdefaultaÿ–vcc3v3_pcie3x2Ë2Z ã2Z Tˆ)ïvcc3v3-pcie3x4-regulatorregulator-fixedeÈþkdefaulta–vcc3v3_pcie3x4Ë2Z ã2Z Tˆ)ìvcc5v0-host-regulatorregulator-fixedexkdefaulta–vcc5v0_hostËLK@ãLK@¹¥)* compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3spi4mmc0cpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellsoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedportsarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesclock-namespower-domainsstatusdr_modephysphy-namesphy_typeresetssnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis-u2-freeclk-exists-quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis_rxdet_inp3_quirk#iommu-cellsreset-names#phy-cellsphy-supplyrockchip,grfpinctrl-0pinctrl-namesfcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosreg-namesiommusrockchip,vop-grfrockchip,vo1-grfrockchip,pmuassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesinterrupt-controllerrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpno-sdiono-mmcsd-uhs-sdr104vmmc-supplyvqmmc-supplyno-sdnon-removablemmc-hs400-1_8vmmc-hs400-enhanced-stroberockchip,trcm-sync-tx-onlymbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellsnum-csspi-max-frequencysystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplygpio-controller#gpio-cellspinsfunctionregulator-enable-ramp-delayregulator-suspend-microvoltregulator-on-in-suspendpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellswakeup-sourcebitsrockchip,u2phy-grfrockchip,usb-grfrockchip,usbdpphy-grfrockchip,vo-grfrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsreset-gpiosvpcie3v3-supplyrockchip,phy-grfopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendcolorlinux,default-triggerstdout-pathstartup-delay-usenable-active-highgpio