Ð
þí÷©8ê<�(
mê$khadas,edge-captainrockchip,rk3399+7Khadas Edge-Captainaliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/mmc@fe310000Ó/mmc@fe320000Ø/mmc@fe330000Ý/ethernet@fe300000cpus+cpu-mapcluster0core0çcore1çcore2çcore3çcluster1core0çcore1çcpu@0ëcpuarm,cortex-a53÷ûpsci å#2dL
\€i@{ˆ€•@§€´ÅÙ
äcpu@1ëcpuarm,cortex-a53÷ûpsci å#2dL
\€i@{ˆ€•@§€´ÅÙ
äcpu@2ëcpuarm,cortex-a53÷ûpsci å#2dL
\€i@{ˆ€•@§€´ÅÙ
äcpu@3ëcpuarm,cortex-a53÷ûpsci å#2dL
\€i@{ˆ€•@§€´ÅÙ
äcpu@100ëcpuarm,cortex-a72÷ûpsci #2´L
\Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôcpu@101ëcpuarm,cortex-a72÷ûpsci #2´L
\Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôl2-cache-cluster0cache^k@}äl2-cache-cluster1cache^k@}äidle-states"pscicpu-sleeparm,idle-state/@Wxøúh„ä cluster-sleeparm,idle-state/@WøôhÐä
display-subsystemrockchip,display-subsystemymemory-controllerrockchip,rk3399-dmcŒ¨›dmc_clk §disabledpmu_a53arm,cortex-a53-pmu®pmu_a72arm,cortex-a72-pmu®psci
arm,psci-1.0smctimerarm,armv8-timer@®
¹xin24mfixed-clockÐn6àxin24móä–pcie@f8000000rockchip,rk3399-pcie ÷øýaxi-baseapb-baseëpci+
' ÅÄG ›aclkaclk-perfhclkpm0®1231syslegacyclientA`Tbq y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ˆ‚úúàûàûà8‚ƒ„…†€(–coremgmtmgmt-stickypipepmpclkaclk§okay¢«interrupt-controllerµ
äpcie-ep@f8000000rockchip,rk3399-pcie-ep ÷ýúapb-basemem-base ÅÄG ›aclkaclk-perfhclkpmÊ«8‚ƒ„…†€(–coremgmtmgmt-stickypipepmpclkaclk y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3Ø ödefault §disabledethernet@fe300000rockchip,rk3399-gmac÷þ0®1macirq8ighfjÕfM›stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac‰
–stmmaceth)§okay4¦D[inputhsrgmiiödefault |!Œ¢'ÃP·(Àmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ1@®@ÉðÑ€ îMœ›biuciuciu-driveciu-sample×y–reset§okayâìù
"+ödefault#$%9G&T'+wifi@1÷brcm,bcm4329-fmac(®
1host-wake`ödefault)mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ2@®AÉðÑ€4Ítë ÎLš››biuciuciu-driveciu-sample×z–reset§okayâ‰ù›(¤ödefault*+,mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1÷þ3®¯4NtëÂNð›clk_xinclk_ahbàemmc_cardclockóy-~phy_arasanŧokayâÖ+ä›usb@fe380000
generic-ehci÷þ8®ÈÉ.y/~usb§okayusb@fe3a0000
generic-ohci÷þ:®ÈÉ.y/~usb§okayusb@fe3c0000
generic-ehci÷þ<�®ÊË0y1~usb§okayusb@fe3e0000
generic-ohci÷þ>® ÊË0y1~usb§okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell÷þCM ›apb_pclkçdebug@fe432000&arm,coresight-cpu-debugarm,primecell÷þC M ›apb_pclkçdebug@fe434000&arm,coresight-cpu-debugarm,primecell÷þC@M ›apb_pclkçdebug@fe436000&arm,coresight-cpu-debugarm,primecell÷þC`M ›apb_pclkçdebug@fe610000&arm,coresight-cpu-debugarm,primecell÷þaL ›apb_pclkçdebug@fe710000&arm,coresight-cpu-debugarm,primecell÷þqL ›apb_pclkçusb@fe800000rockchip,rk3399-dwc3+ˆ0ƒöøôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk% –usb3-otg§okayusb@fe800000
snps,dwc3÷þ€®iöƒ›refbus_earlysuspendåotgy23~usb2-phyusb3-phy
íutmi_wideö/Hi§okayusb@fe900000rockchip,rk3399-dwc3+ˆ0‚„÷øôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk& –usb3-otg§okayusb@fe900000
snps,dwc3÷þ®n‚÷„›refbus_earlysuspendåhosty45~usb2-phyusb3-phy
íutmi_wideö/Hi§okaydp@fec00000rockchip,rk3399-cdn-dp÷þÀ® 4r¡tõáë ru¡o›core-clkpclkspdifgrfy67 HJý–spdifdptxapbcore‹ §disabledportsport+endpoint@0÷œ8ä«endpoint@1÷œ9ä¥interrupt-controller@fee00000arm,gic-v3
+ˆµP÷þàþðÿðÿñÿò® ämsi-controller@fee20000arm,gic-v3-its¬»÷þâäppi-partitionsinterrupt-partition-0Æäinterrupt-partition-1Æäsaradc@ff100000rockchip,rk3399-saradc÷ÿ®>ÏPe›saradcapb_pclkÔ–saradc-apb§okayá&äÊcrypto@ff8b0000rockchip,rk3399-crypto÷ÿ‹@®ÐÒ…›hclk_masterhclk_slavesclkµ®¯–masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto÷ÿ‹€@®‡ÑÓ†›hclk_masterhclk_slavesclkº¸¹–masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c÷ÿ4AtëÂAU ›i2cpclk®;ödefault:+ §disabledi2c@ff120000rockchip,rk3399-i2c÷ÿ4BtëÂBV ›i2cpclk®#ödefault;+ §disabledi2c@ff130000rockchip,rk3399-i2c÷ÿ4CtëÂCW ›i2cpclk®"ödefault<�+§okayíÂä²i2c@ff140000rockchip,rk3399-i2c÷ÿ4DtëÂDX ›i2cpclk®&ödefault=+ §disabledi2c@ff150000rockchip,rk3399-i2c÷ÿ4EtëÂEY ›i2cpclk®%ödefault>+ §disabledi2c@ff160000rockchip,rk3399-i2c÷ÿ4FtëÂFZ ›i2cpclk®$ödefault?+ §disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿQ`›baudclkapb_pclk®c&ödefault@AB§okaybluetoothbrcm,bcm43438-btC›lpo3DG(YDh= ödefaultEFGrH~Iserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿRa›baudclkapb_pclk®b&ödefaultJ §disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿSb›baudclkapb_pclk®d&ödefaultK§okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿTc›baudclkapb_pclk®e&ödefaultL §disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿG[›spiclkapb_pclk®D‹M
MtxrxödefaultNOPQ+ §disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿH\›spiclkapb_pclk®5‹MM
txrxödefaultRSTU+§okayflash@0 winbond,w25q128fwjedec,spi-nor÷š2êspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿI]›spiclkapb_pclk®4‹MMtxrxödefaultVWXY+ §disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿJ^›spiclkapb_pclk®C‹MMtxrxödefaultZ[\]+ §disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ K_›spiclkapb_pclk®„‹^^ txrxödefault_`ab+ §disabledthermal-zonescpu-thermal¬dÂèÐctripscpu_alert0àpìÐòpassiveädcpu_alert1à$øìÐòpassiveäecpu_critàsìÐ òcriticalcpu_warmàÖØìÐòactiveäfcpu_hotàýèìÐòactiveähcooling-mapsmap0÷düÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1÷eHüÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap2÷fügÿÿÿÿmap3÷hügÿÿÿÿgpu-thermal¬dÂèÐctripsgpu_alert0à$øìÐòpassiveäigpu_critàsìÐ òcriticalgpu_warmàÖØìÐòactiveäkgpu_hotàýèìÐòactiveälcooling-mapsmap0÷iüjÿÿÿÿÿÿÿÿmap1÷kügÿÿÿÿmap2÷lügÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc÷ÿ&®a4Otq°Od›tsadcapb_pclkè
–tsadc-apbsöinitdefaultsleepm"n,m6§okayLcäcqos@ffa58000rockchip,rk3399-qossyscon÷ÿ¥€ ävqos@ffa5c000rockchip,rk3399-qossyscon÷ÿ¥À äwqos@ffa60080rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon÷ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon÷ÿ§ äzqos@ffa70080rockchip,rk3399-qossyscon÷ÿ§€ ä{qos@ffa74000rockchip,rk3399-qossyscon÷ÿ§@ äxqos@ffa76000rockchip,rk3399-qossyscon÷ÿ§` äyqos@ffa90000rockchip,rk3399-qossyscon÷ÿ© ä|qos@ffa98000rockchip,rk3399-qossyscon÷ÿ©€ äoqos@ffaa0000rockchip,rk3399-qossyscon÷ÿª ä}qos@ffaa0080rockchip,rk3399-qossyscon÷ÿª€ ä~qos@ffaa8000rockchip,rk3399-qossyscon÷ÿª€ äqos@ffaa8080rockchip,rk3399-qossyscon÷ÿª€€ ä€qos@ffab0000rockchip,rk3399-qossyscon÷ÿ« äpqos@ffab0080rockchip,rk3399-qossyscon÷ÿ«€ äqqos@ffab8000rockchip,rk3399-qossyscon÷ÿ«€ ärqos@ffac0000rockchip,rk3399-qossyscon÷ÿ¬ äsqos@ffac0080rockchip,rk3399-qossyscon÷ÿ¬€ ätqos@ffac8000rockchip,rk3399-qossyscon÷ÿ¬€ äqos@ffac8080rockchip,rk3399-qossyscon÷ÿ¬€€ ä‚qos@ffad0000rockchip,rk3399-qossyscon÷ÿ äƒqos@ffad8080rockchip,rk3399-qossyscon÷ÿ€€ qos@ffae0000rockchip,rk3399-qossyscon÷ÿ® äupower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd÷ÿ1power-controller!rockchip,rk3399-power-controller~+äpower-domain@34÷"áÝ’o~power-domain@33÷!Üå’pq~power-domain@31÷ëê’r~power-domain@32÷ í쟞’st~power-domain@35÷#Ð’u~power-domain@25÷l~power-domain@23÷ð’v~power-domain@22÷Õf’w~power-domain@27÷ÎL’x~power-domain@28÷î’y~power-domain@8÷~}~power-domain@9÷ €~power-domain@24÷ô’z{~power-domain@15÷~+power-domain@21÷Þçr’|~power-domain@19÷åß’}~~power-domain@20÷æà’€~power-domain@16÷~+power-domain@17÷ÙÙ’‚~power-domain@18÷ÛÛ’ƒ~syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd÷ÿ2äio-domains&rockchip,rk3399-pmu-io-voltage-domain§okay™Ispi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ5„„›spiclkapb_pclk®<�ödefault…†‡ˆ+ §disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿ7„„"›baudclkapb_pclk®f&ödefault‰ §disabledi2c@ff3c0000rockchip,rk3399-i2c÷ÿ<�4„ të„ „ ›i2cpclk®9ödefaultŠ+ §disabledi2c@ff3d0000rockchip,rk3399-i2c÷ÿ=4„
të„
„ ›i2cpclk®8ödefault‹+§okayЀí¨pmic@1brockchip,rk808÷®óàxin32krk808-clkout2ödefaultŒ¨É×HãHïHûH H H H +H 7H DH QH~IäCregulatorsDCDC_REG1 ^vdd_center m “q° «™p Ãqregulator-state-mem ØDCDC_REG2
^vdd_cpu_l m “q° «™p Ãqä
regulator-state-mem ØDCDC_REG3 ^vcc_ddr m regulator-state-mem ñDCDC_REG4 ^vcc_1v8 m “w@ «w@äIregulator-state-mem ñ
w@LDO_REG1
^vcc1v8_apio2 m “w@ «w@ä—regulator-state-mem ØLDO_REG2
^vcc_vldo2 m “-ÆÀ «-ÆÀregulator-state-mem ØLDO_REG3 ^vcc1v8_pmupll m “w@ «w@regulator-state-mem ñ
w@LDO_REG4 ^vccio_sd m “w@ «-ÆÀä'regulator-state-mem ñ
-ÆÀLDO_REG5
^vcc_vldo5 m “-ÆÀ «-ÆÀregulator-state-mem ØLDO_REG6 ^vcc_1v5 m “ã` «ã`regulator-state-mem ñ
ã`LDO_REG7
^vcc1v8_codec m “w@ «w@ä˜regulator-state-mem ØLDO_REG8 ^vcc_3v0 m “-ÆÀ «-ÆÀä™regulator-state-mem ñ
-ÆÀSWITCH_REG1
^vcc3v3_s3 m äregulator-state-mem ØSWITCH_REG2
^vcc3v3_s0 m regulator-state-mem Øregulator@40silergy,syr827÷@
%ödefault
^vdd_cpu_b “
ß4 «ã` Ãè m
BHäregulator-state-mem Øregulator@41silergy,syr828÷A
%ödefaultŽ ^vdd_gpu “
ß4 «ã` Ãè m
BHä¾regulator-state-mem Øi2c@ff3e0000rockchip,rk3399-i2c÷ÿ>4„të„„ ›i2cpclk®:ödefault+§okayЀí pwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB
Mödefault„§okayäÏpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB
Mödefault‘„ §disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB
Mödefault’„§okayäÈpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB0
Mödefault“„ §disableddfi@ff630000÷ÿc@rockchip,rk3399-dfi®ƒy
›pclk_ddr_monävideo-codec@ff650000rockchip,rk3399-vpu÷ÿe ®rq
1vepuvdpuëê
›aclkhclk
X”iommu@ff650800rockchip,iommu÷ÿe@®sëê›aclkiface
_ä”video-codec@ff660000rockchip,rk3399-vdec÷ÿf€®t í쟞›axiahbcabaccore
X• iommu@ff660480rockchip,iommu ÷ÿf€@ÿfÀ@®uíì›aclkiface
_ä•iommu@ff670800rockchip,iommu÷ÿg@®*áÝ›aclkiface
_ §disabledrga@ff680000rockchip,rk3399-rga÷ÿh®7Üåm›aclkhclksclkjgi
–coreaxiahb!efuse@ff690000rockchip,rk3399-efuse÷ÿi€+}›pclk_efusecpu-id@7÷cpu-leakage@17÷gpu-leakage@18÷center-leakage@19÷cpu-leakage@1a÷logic-leakage@1b÷wafer-info@1c÷dma-controller@ff6d0000arm,pl330arm,primecell÷ÿm@ ®
l
wÓ ›apb_pclkä^dma-controller@ff6e0000arm,pl330arm,primecell÷ÿn@ ®
l
wÔ ›apb_pclkäMclock-controller@ff750000rockchip,rk3399-pmucru÷ÿu–›xin24mó
Ž4„t(Jñä„clock-controller@ff760000rockchip,rk3399-cru÷ÿv–›xin24mó
Žˆ4ÀÀ@ÂÁBÉÂCãÞxíDt#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€×„ׄëÂëÂׄäsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd÷ÿw+äio-domains"rockchip,rk3399-io-voltage-domain§okay
›—
¨˜
µ'
™mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o›dphy-refdphy-cfggrf
Ò §disabledäusb2phy@e450rockchip,rk3399-usb2phy÷äP{›phyclkóàclk_usbphy0_480m§okayä.host-port
Ò®
1linestate§okayhšä/otg-port
Ò0®ghj1otg-bvalidotg-idlinestate§okayä2usb2phy@e460rockchip,rk3399-usb2phy÷ä`|›phyclkóàclk_usbphy1_480m§okayä0host-port
Ò®
1linestate§okayhšä1otg-port
Ò0®lmo1otg-bvalidotg-idlinestate§okayä4phy@f780rockchip,rk3399-emmc-phy÷÷€$››emmcclk
Ý2
Ò§okayä-pcie-phyrockchip,rk3399-pcie-phyŠ›refclk
Ò‡–phy§okayäphy@ff7c0000rockchip,rk3399-typec-phy÷ÿ|~}›tcpdcoretcpdphy-ref4~túð€•”L–uphyuphy-pipeuphy-tcphy§okaydp-port
Òä6usb3-port
Òä3phy@ff800000rockchip,rk3399-typec-phy÷ÿ€€›tcpdcoretcpdphy-ref4€túð€ œM–uphyuphy-pipeuphy-tcphy§okaydp-port
Òä7usb3-port
Òä5watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt÷ÿ„€|®xrktimer@ff850000rockchip,rk3399-timer÷ÿ…®QhZ›pclktimerspdif@ff870000rockchip,rk3399-spdif÷ÿ‡®B‹^tx
›mclkhclkU×ödefaultœ‹ §disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿˆ®'‹^^txrx›i2s_clki2s_hclkVÔöbclk_onbclk_off"ž‹§okay
ñi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿ‰®(‹^^txrx›i2s_clki2s_hclkWÕödefaultŸ‹§okay
ñi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿŠ®)‹^^txrx›i2s_clki2s_hclkXÖ‹§okayä°vop@ff8f0000rockchip,rk3399-vop-lit ÷ÿ ÿ ®w4ÛÛtׄõáÛµÛ›aclk_vopdclk_vophclk_vop
X
–axiahbdclk§okayport+äendpoint@0÷œ¡ä·endpoint@1÷œ¢ä¼endpoint@2÷œ£äµendpoint@3÷œ¤ä¹endpoint@4÷œ¥ä9iommu@ff8f3f00rockchip,iommu÷ÿ?®wÛÛ›aclkiface
_§okayä vop@ff900000rockchip,rk3399-vop-big ÷ÿ ÿ ®v4ÙÙtׄõáÙ´Ù›aclk_vopdclk_vophclk_vop
X¦
–axiahbdclk§okayport+äendpoint@0÷œ§ä»endpoint@1÷œ¨ä¶endpoint@2÷œ©ä´endpoint@3÷œªä¸endpoint@4÷œ«ä8iommu@ff903f00rockchip,iommu÷ÿ?®vÙÙ›aclkiface
_§okayä¦isp0@ff910000rockchip,rk3399-cif-isp÷ÿ‘@®+néã›ispaclkhclk
X¬y~dphy §disabledports+port@0÷+iommu@ff914000rockchip,iommu ÷ÿ‘@ÿ‘P®+éã›aclkiface
_&ä¬isp1@ff920000rockchip,rk3399-cif-isp÷ÿ’@®,oêä›ispaclkhclk
X®y¯~dphy §disabledports+port@0÷+iommu@ff924000rockchip,iommu ÷ÿ’@ÿ’P®,êä›aclkiface
_&ä®hdmi-soundsimple-audio-cardAi2sZthdmi-sound§okaysimple-audio-card,cpu‹°simple-audio-card,codec‹±hdmi@ff940000rockchip,rk3399-dw-hdmi÷ÿ”&®(tqpo›iahbisfrcecgrfref‹§okay•²ödefault³ä±ports+port@0÷+endpoint@0÷œ´ä©endpoint@1÷œµä£port@1÷dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€®- ¢p£o›refpclkphy_cfggrfû–apb+ §disabledports+port@0÷+endpoint@0÷œ¶ä¨endpoint@1÷œ·ä¡port@1÷dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€€®. ¢q¤o›refpclkphy_cfggrfü–apb+
Ò §disabledä¯ports+port@0÷+endpoint@0÷œ¸äªendpoint@1÷œ¹ä¤port@1÷dp@ff970000rockchip,rk3399-edp÷ÿ—€®
jlo›dppclkgrfödefaultº–dp §disabledports+port@0÷+endpoint@0÷œ»ä§endpoint@1÷œ¼ä¢port@1÷gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860÷ÿš0®1jobmmugpuÐ#2
P#§okayŽ¡¾äjpinctrlrockchip,rk3399-pinctrl+ˆgpio@ff720000rockchip,gpio-bank÷ÿr„®½µ
ä(gpio@ff730000rockchip,gpio-bank÷ÿs„®½µ
ägpio@ff780000rockchip,gpio-bank÷ÿxP®½µ
äDgpio@ff788000rockchip,gpio-bank÷ÿx€Q®½µ
ä!gpio@ff790000rockchip,gpio-bank÷ÿyR®½µ
äÅpcfg-pull-upÉäÂpcfg-pull-downÖäÃpcfg-pull-noneåä¿pcfg-pull-none-12maåeäÁpcfg-pull-none-13maåe
äÀpcfg-pull-none-18maåepcfg-pull-none-20maåepcfg-pull-up-2maÉepcfg-pull-up-8maÉepcfg-pull-up-18maÉepcfg-pull-up-20maÉepcfg-pull-down-4maÖepcfg-pull-down-8maÖepcfg-pull-down-12maÖepcfg-pull-down-18maÖepcfg-pull-down-20maÖepcfg-output-highòpcfg-output-lowþpcfg-input-enable pcfg-input-pull-up Épcfg-input-pull-down Öclockclk-32k¿cifcif-clkin
¿cif-clkouta¿edpedp-hpd¿äºgmacrgmii-pinsðÀ¿
¿À¿ ¿¿¿¿ÀÀ¿¿ÀÀä rmii-pins
¿À¿
¿ ¿¿¿¿ÀÀi2c0i2c0-xfer ¿¿äŠi2c1i2c1-xfer ¿¿ä:i2c2i2c2-xfer ÁÁä;i2c3i2c3-xfer ¿¿ä<�i2c4i2c4-xfer ¿¿ä‹i2c5i2c5-xfer ¿
¿ä=i2c6i2c6-xfer
¿ ¿ä>i2c7i2c7-xfer ¿¿ä?i2c8i2c8-xfer ¿¿äi2s0i2s0-2ch-bus`¿¿¿¿¿¿i2s0-2ch-bus-bclk-off`¿¿¿¿¿¿i2s0-8ch-bus¿¿¿¿¿¿¿¿¿äi2s0-8ch-bus-bclk-off¿¿¿¿¿¿¿¿¿äži2s1i2s1-2ch-busP¿¿¿¿¿äŸi2s1-2ch-bus-bclk-offP¿¿¿¿¿sdio0sdio0-bus1Âsdio0-bus4@ÂÂÂÂä#sdio0-cmdÂä$sdio0-clk¿ä%sdio0-cdÂsdio0-pwrÂsdio0-bkpwrÂsdio0-wpÂsdio0-intÂsdmmcsdmmc-bus1Âsdmmc-bus4@ Â
ÂÂä,sdmmc-clk¿ä*sdmmc-cmd
Âä+sdmmc-cdÂsdmmc-wpÂsuspendap-pwroff¿ddrio-pwroff¿spdifspdif-bus¿äœspdif-bus-1¿spi0spi0-clkÂäNspi0-cs0ÂäQspi0-cs1Âspi0-txÂäOspi0-rxÂäPspi1spi1-clk ÂäRspi1-cs0
ÂäUspi1-rxÂäTspi1-txÂäSspi2spi2-clkÂäVspi2-cs0ÂäYspi2-rx ÂäXspi2-tx
ÂäWspi3spi3-clkÂä…spi3-cs0Âäˆspi3-rxÂä‡spi3-txÂä†spi4spi4-clkÂäZspi4-cs0Âä]spi4-rxÂä\spi4-txÂä[spi5spi5-clkÂä_spi5-cs0Âäbspi5-rxÂäaspi5-txÂä`testclktest-clkout0¿test-clkout1¿test-clkout2¿tsadcotp-pin¿ämotp-out¿änuart0uart0-xfer ¿ä@uart0-cts¿äBuart0-rts¿äAuart1uart1-xfer Â
¿äJuart2auart2a-xfer  ¿uart2buart2b-xfer ¿uart2cuart2c-xfer ¿äKuart3uart3-xfer ¿äLuart3-cts¿uart3-rts¿uart4uart4-xfer ¿ä‰uarthdcpuarthdcp-xfer ¿pwm0pwm0-pin¿äpwm0-pin-pull-downÃvop0-pwm-pin¿vop1-pwm-pin¿pwm1pwm1-pin¿ä‘pwm1-pin-pull-downÃpwm2pwm2-pin¿ä’pwm2-pin-pull-downÃpwm3apwm3a-pin¿ä“pwm3bpwm3b-pin¿hdmihdmi-i2c-xfer ¿¿hdmi-cec¿ä³pciepci-clkreqn-cpm¿pci-clkreqnb-cpm¿äbtbt-host-wake-l¿äFbt-reg-on-h¿äEbt-wake-l¿äGbuttonspwrbtnÂäËirir-rx¿äÌledssys-led-pin¿äÍuser-led-pin¿äÎpmicpmic-int-lÂäŒcpu-b-sleep
Ãägpu-sleep
ÃäŽsdio-pwrseqwifi-enable-h¿äÄusb2vcc5v0-host-en¿äÆwifiwifi-host-wake-l¿ä)opp-table-0operating-points-v2$äopp00/Q–6–¨–¨ÐDœ@opp01/#ÃF6–¨–¨Ðopp02/0£,6øPøPÐopp03/<Ü6HHÐopp04/G†Œ6B@B@Ðopp05/Tfr6*ˆ*ˆÐopp-table-1operating-points-v2$äopp00/Q–6–¨–¨ÐDœ@opp01/#ÃF6–¨–¨Ðopp02/0£,6–¨–¨Ðopp03/<Ü6
Yø
YøÐopp04/G†Œ6~ð~ðÐopp05/Tfr6£è£èÐopp06/_Ø"6ÈàÈàÐopp07/kIÒ6O€O€Ðopp-table-2operating-points-v2ä½opp00/ëÂ6–¨–¨Œ0opp01/³Ü@6–¨–¨Œ0opp02/ׄ6–¨–¨Œ0opp03/Íe6
Yø
YøŒ0opp04/#ÃF6HHŒ0opp05//¯6ÈàÈàŒ0chosenUserial2:1500000n8external-gmac-clockfixed-clockÐsY@àclkin_gmacóäsdio-pwrseqmmc-pwrseq-simpleC
›ext_clocködefaultÄaDä"vcc1v8-s3regulator-fixed
^vcc1v8_s3 m “w@ «w@
BIä&vcc3v3-pcie-regulatorregulator-fixed ^vcc3v3_pcie m “2Z «2Z
BHvcc5v0-host-regulatorregulator-fixedm‡ÅödefaultÆ ^vcc5v0_host m
BÇäšvdd-logpwm-regulator€Èa¨…H ^vdd_log m “5 «\Àvsysregulator-fixed ^vsys m äÉvsys-3v3regulator-fixed ^vsys_3v3 m “2Z «2Z
BÉäHvsys-5v0regulator-fixed ^vsys_5v0 m “LK@ «LK@
BÉäÇadc-keys adc-keysÊœbuttonsw@Çdbutton-recovery ÕRecoveryÛhæFPgpio-keys
gpio-keys
ödefaultËkey-power
d¥(ÕGPIO Key PowerÛtÉir-receivergpio-ir-receiver¥
rc-khadasödefaultÌleds
gpio-ledsödefaultÍÎled-0Õsys_led
/heartbeat¥(led-1 Õuser_led
Eoff¥Åpwm-fanpwm-fan
S–Èÿ#
bǀϜ@äg compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5mmc0mmc1mmc2ethernet0cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanesinterrupt-controllermax-functionsrockchip,max-outbound-regionspinctrl-namespinctrl-0power-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vqmmc-supplyvmmc-supplybrcm,drive-strengthassigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namesspi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disableoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathreset-gpiosenable-active-highpwmspwm-supplyio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltautorepeatdebounce-intervallinux,rc-map-namelinux,default-triggerdefault-statecooling-levelsfan-supply