Ð þí°}8¦à( ¦¨;engicam,px30-core-edimm2.2engicam,px30-corerockchip,px30 +'7Engicam PX30.Core EDIMM2.2 Starter Kitaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000/spi@ff1d0000†/spi@ff1d8000‹/ethernet@ff360000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^oôÐ!opp-table-0operating-points-v2!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë ñokayexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ tripsgpu-thresholdnpzЫpassivegpu-targetnLzЫpassive!gpu-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿxin24m fixed-clockøn6xin24m!mpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!opower-domain@5°Â<�º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"#¦power-domain@14°ÂIº$¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ+!—io-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ%Ï%reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ&&(baudclkapb_pclk4''9txrxCMZdefault h()* ñdisabledi2s@ff060000rockchip,px30-i2s-tdm°ÿ Í Â(mclk_txmclk_rxhclk4''9txrxr+„¿ †tx-mrx-mZdefault0h,-./01234567’ ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4''9txrxZdefaulth89:;’ ñdisabledi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4''9txrxZdefaulth<�=>?’ ñdisabledinterrupt-controller@ff131000 arm,gic-400£´@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ+!+io-domains rockchip,px30-io-voltage-domainñokayÉ%×%å%ó%%@lvdsrockchip,px30-lvdsA"dphyr+,lvdsñokayports+port@0°+endpoint@0°<�B!‘endpoint@1°<�C!”port@1°endpoint<�D!¨serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4''9txrxCMZdefault hEFG ñdisabledserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4''9txrxCMZdefaulthHñokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4''9txrxCMZdefault hIJK ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4'' 9txrxCMZdefault hLMN ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4' ' 9txrxCMZdefault hOPQ ñdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthR+ñokaypmic@20rockchip,rk809°  SÍZdefaulthTLmrk808-clkout1rk808-clkout2{U‡U“UŸU«V·VÃVÏVÛUregulatorsDCDC_REG1çvdd_logö ~ð4™pLqregulator-state-memay~ðDCDC_REG2çvdd_armö ~ð4™pLq!regulator-state-mem•y~ðDCDC_REG3çvcc_ddrö regulator-state-memaDCDC_REG4çvcc_3v3ö 2Z 42Z !%regulator-state-memay2Z DCDC_REG5 çvcc3v3_sysö 2Z 42Z !Vregulator-state-memay2Z LDO_REG1çvcc_1v0ö B@4B@regulator-state-memayB@LDO_REG2çvcc_1v8ö w@4w@!@regulator-state-memayw@LDO_REG3çvdd_1v0ö B@4B@regulator-state-memayB@LDO_REG4 çvcc3v0_pmuö 2Z 42Z regulator-state-memay2Z LDO_REG5 çvccio_sdö w@42Z regulator-state-memay2Z SWITCH_REG1  çvcc3v3_lcd!§SWITCH_REG2 çvcc5v0_hostö i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthW+ ñdisabledi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthX+ ñdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í ZdefaulthY+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4' ' 9txrx®ZdefaulthZ[\]+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4''9txrx®Zdefaulth^_`ab+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthcµñokay!¥pwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthdµ ñdisabledpwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaultheµ ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulthfµ ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthgµ ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthhµ ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulthiµ ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulthjµ ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@ÍÀ» (apb_pclk×!'tsadc@ff280000rockchip,px30-tsadc°ÿ( Í$â,òÃPÂ,X(tsadcapb_pclk¨ †tsadc-apbr+ÔÀZinitdefaultsleephkl(k2ñokayH_! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTzÂ-W(saradcapb_pclk¥ †saradc-apb ñdisablednvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphy´†phy+id@7°cpu-leakage@17°performance@1e°Œclock-controller@ff2b0000rockchip,px30-cru°ÿ+ Âm& (xin24mgpllr+‘8â«°ðõ@IòFÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂm(xin24mr+‘â&&& òG†Œõጺ€!&syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â& (phyclkâžn usb480m_phyñokay!nhost-portµ ÍD Àlinestateñokay!qotg-portµ$ÍBA@Àotg-bvalidotg-idlinestateñokay!pphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â& E (refpclk>†apbµÐo ñokay!Aphy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclkµÐo /†apbr+ ñdisabled!–usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otgÞotgæø€€@ p "usb2-phyÐoñokayusb@ff340000 generic-ehci°ÿ4 Í<�Âq"usbÐoñokayusb@ff350000 generic-ohci°ÿ5 Í=Âq"usbÐoñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+Àmacirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedr+rmiiZdefaulthrsÐo ^ †stmmacethñokayoutput,%7 MÃPÃP bt mmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sampler|‡ðÑ€ZdefaulthuvwxÐoñokay•¦ ¸%Ä%mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sampler|‡ðÑ€Zdefault hyz{Ðo ñokay+øúð€Ñ•Þô|ÿ wifi@1brcm,bcm4329-fmac°mmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sampler|‡ðÑ€Zdefault h}~Ðo ñokay-ÿspi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc h€‚ZdefaultÐo  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfcâ7òðÑ€Zdefault hƒ„…†‡ˆ‰ŠÐo  ñdisabledopp-table-1operating-points-v2!‹opp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- ÀjobmmugpuÂIÉÐo‹ ñdisabled!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO Àvepuvdpu¯ô (aclkhclk<�ŒÐo iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkifaceCÐo !Œdsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclkA"dphyÐo =†apbr++ ñdisabledports+port@0°+endpoint@0°<�!endpoint@1°<�Ž!“port@1°vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vop345 †axiahbdclk<�Ðo ñokayport+! endpoint@0°<�!endpoint@1°<�‘!Biommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifaceÐo Cñokay!vop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vop789 †axiahbdclk<�’Ðo ñokayport+! endpoint@0°<�“!Žendpoint@1°<�”!Ciommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifaceÐo Cñokay!’isp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ Àispmimipi Â3´ú_(ispaclkhclkpclk<�•–"dphyÐo  ñdisabledports+port@0°+iommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifaceÐo PC!•qos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !$qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS !qos@ff538180rockchip,px30-qossyscon°ÿS€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ ! qos@ff548100rockchip,px30-qossyscon°ÿT !!qos@ff548180rockchip,px30-qossyscon°ÿT€ !"qos@ff548200rockchip,px30-qossyscon°ÿT‚ !#qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrlr+k—+xgpio@ff040000rockchip,gpio-bank°ÿ ÍÂ&´£!Sgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\´£!£gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ]´£!tgpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^´£pcfg-pull-up›!špcfg-pull-down¨pcfg-pull-none·!™pcfg-pull-none-2ma·Äpcfg-pull-up-2ma›Äpcfg-pull-up-4ma›Ä!›pcfg-pull-none-4ma·Äpcfg-pull-down-4ma¨Äpcfg-pull-none-8ma·Ä!žpcfg-pull-up-8ma›Ä!œpcfg-pull-none-12ma·Ä ! pcfg-pull-up-12ma›Ä !Ÿpcfg-pull-none-smt·Ó!˜pcfg-output-highèpcfg-output-lowôpcfg-input-high›ÿ!pcfg-inputÿi2c0i2c0-xfer ˜ ˜!Ri2c1i2c1-xfer ˜˜!Wi2c2i2c2-xfer ˜˜!Xi2c3i2c3-xfer  ˜ ˜!Ytsadctsadc-otp-pin ™!ktsadc-otp-out ™!luart0uart0-xfer š š!(uart0-cts ™!)uart0-rts ™!*uart1uart1-xfer šš!Euart1-cts ™!Fuart1-rts ™!Guart2-m0uart2m0-xfer ššuart2-m1uart2m1-xfer  šš!Huart3-m0uart3m0-xfer ššuart3m0-cts ™uart3m0-rts ™uart3-m1uart3m1-xfer šš!Iuart3m1-cts  ™!Juart3m1-rts  ™!Kuart4uart4-xfer šš!Luart4-cts ™!Muart4-rts ™!Nuart5uart5-xfer šš!Ouart5-cts ™!Puart5-rts ™!Qspi0spi0-clk ›!Zspi0-csn ›![spi0-miso  ›!\spi0-mosi  ›!]spi0-clk-hs œspi0-miso-hs  œspi0-mosi-hs  œspi1spi1-clk ›!^spi1-csn0  ›!_spi1-csn1  ›!`spi1-miso ›!aspi1-mosi  ›!bspi1-clk-hs œspi1-miso-hs œspi1-mosi-hs  œpdmpdm-clk0m0 ™pdm-clk0m1 ™pdm-clk1 ™pdm-sdi0m0 ™pdm-sdi0m1 ™pdm-sdi1 ™pdm-sdi2 ™pdm-sdi3 ™pdm-clk0m0-sleep pdm-clk0m1-sleep pdm-clk1-sleep pdm-sdi0m0-sleep pdm-sdi0m1-sleep pdm-sdi1-sleep pdm-sdi2-sleep pdm-sdi3-sleep i2s0i2s0-8ch-mclk ™i2s0-8ch-sclktx ™!,i2s0-8ch-sclkrx  ™!-i2s0-8ch-lrcktx ™!.i2s0-8ch-lrckrx  ™!/i2s0-8ch-sdo0 ™!0i2s0-8ch-sdo1 ™!2i2s0-8ch-sdo2 ™!4i2s0-8ch-sdo3 ™!6i2s0-8ch-sdi0 ™!1i2s0-8ch-sdi1  ™!3i2s0-8ch-sdi2  ™!5i2s0-8ch-sdi3 ™!7i2s1i2s1-2ch-mclk ™i2s1-2ch-sclk ™!8i2s1-2ch-lrck ™!9i2s1-2ch-sdi ™!:i2s1-2ch-sdo ™!;i2s2i2s2-2ch-mclk ™i2s2-2ch-sclk ™!<�i2s2-2ch-lrck ™!=i2s2-2ch-sdi ™!>i2s2-2ch-sdo ™!?sdmmcsdmmc-clk ž!usdmmc-cmd œ!vsdmmc-det œ!wsdmmc-bus1 œsdmmc-bus4@ œœœœ!xsdiosdio-clk ™!{sdio-cmd š!zsdio-bus4@ šššš!yemmcemmc-clk  ž!}emmc-cmd  œ!~emmc-rstnout  ™emmc-bus1 œemmc-bus4@ œœœœemmc-bus8€ œœœœœœœœ!flashflash-cs0 ™!†flash-rdy  ™!ˆflash-dqs  ™!Šflash-ale  ™!ƒflash-cle  ™!…flash-wrn  ™!‰flash-csl ™flash-rdn ™!‡flash-bus8€ ŸŸŸŸŸŸŸŸ!„sfcsfc-bus4@ ™™™™!‚sfc-bus2 ™™sfc-cs0 ™!sfc-clk  ™!€lcdclcdc-rgb-dclk-pin  lcdc-rgb-m0-hsync-pin  lcdc-rgb-m0-vsync-pin  lcdc-rgb-m0-den-pin  lcdc-rgb888-m0-data-pins€ žžžž ž ž žžžž ž žžžžžžžžžžžžžlcdc-rgb666-m0-data-pins žžžž ž ž žžžž ž žžžžžžžlcdc-rgb565-m0-data-pins žžžž ž ž žžžž ž žžžžžlcdc-rgb888-m1-data-pins žž ž ž žžžžžžžžžžžžžlcdc-rgb666-m1-data-pins° žž ž ž žžžžžžžlcdc-rgb565-m1-data-pins žž ž ž žžžžžpwm0pwm0-pin ™!cpwm1pwm1-pin ™!dpwm2pwm2-pin  ™!epwm3pwm3-pin ™!fpwm4pwm4-pin ™!gpwm5pwm5-pin ™!hpwm6pwm6-pin ™!ipwm7pwm7-pin ™!jgmacrmii-pins    ™™™™™ ™!rmac-refclk-12ma   !smac-refclk  ™cif-m0cif-clkout-m0  ™dvp-d2d9-m0À ™™™™™™™™™ ™ ™ ™dvp-d0d1-m0  ™™d10-d11-m0 ™™cif-m1cif-clkout-m1 ™dvp-d2d9-m1À ™™™™ ™ ™™™™™™™dvp-d0d1-m1 ™™d10-d11-m1 ™™ispisp-prelight ™pmicpmic_int š!Tbtbt-enable-h ™!¤sdio-pwrseqwifi-enable-h ™!¢vcc5v0-sysregulator-fixed çvcc5v0_sysö LK@4LK@!Usdio-pwrseqmmc-pwrseq-simple¡ (ext_clock PZdefaulth¢ 1£!|vcc3v3-btregregulator-gpio =Zdefaulth¤çbtreg-gpio-supply2Z 42Z öá2Z  P£vcc3v3-rf-aux-modregulator-fixedçvcc3v3_rf_aux_mod2Z 42Z ö  ]Uxin32k fixed-clockø€xin32k!¡backlightpwm-backlight h¥a¨!¦panel'yes-optoelectronics,ytc700tlag-05-201c m¦ wvesa-24 „§portendpoint<�¨!Dchosen ‘serial2:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1ethernet0mmc1mmc2mmc0device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsbits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiobus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delayvmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedmmc-hs200-1_8viommus#iommu-cellsrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinspost-power-on-delay-msreset-gpiosenable-active-highenable-gpiosvin-supplypwmsbacklightdata-mappingpower-supplystdout-path