Ð
þíë8ß@(Ïß>radxa,rockpi-n10vamrs,rk3399pro-vmarc-somrockchip,rk3399pro+7Radxa ROCK Pi N10aliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe330000Ý/mmc@fe320000cpus+cpu-mapcluster0core0âcore1âcore2âcore3âcluster1core0âcore1âcpu@0æcpuarm,cortex-a53òöpsciå-dG
W€d@vƒ€@¢€¯ÀÔ
ßcpu@1æcpuarm,cortex-a53òöpsciå-dG
W€d@vƒ€@¢€¯ÀÔ
ßcpu@2æcpuarm,cortex-a53òöpsciå-dG
W€d@vƒ€@¢€¯ÀÔ
ßcpu@3æcpuarm,cortex-a53òöpsciå-dG
W€d@vƒ€@¢€¯ÀÔ
ßcpu@100æcpuarm,cortex-a72òöpsci -´G
WÀd@vƒ€@¢¯Àßthermal-idleç'óôcpu@101æcpuarm,cortex-a72òöpsci -´G
WÀd@vƒ€@¢¯Àßthermal-idleç'óôl2-cache-cluster0cacheYf@xßl2-cache-cluster1cacheYf@xßidle-statespscicpu-sleeparm,idle-state*;Rxóúc„ß cluster-sleeparm,idle-state*;RóôcÐß
display-subsystemrockchip,display-subsystemtmemory-controllerrockchip,rk3399-dmcz‡¨–dmc_clk ¢disabledpmu_a53arm,cortex-a53-pmu©pmu_a72arm,cortex-a72-pmu©psci
arm,psci-1.0ýsmctimerarm,armv8-timer@©
´xin24mfixed-clockËn6Ûxin24mîߎpcie@f8000000rockchip,rk3399-pcie òøýûaxi-baseapb-baseæpci+" ÅÄG –aclkaclk-perfhclkpm0©123,syslegacyclient<�`O]l t,ypcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ƒ‚úúàûàûà8Š‚ƒ„…†€(‘coremgmtmgmt-stickypipepmpclkaclk¢okay¦°ºdefaultÈØèinterrupt-controllerøßpcie-ep@f8000000rockchip,rk3399-pcie-ep òýúûapb-basemem-base ÅÄG –aclkaclk-perfhclkpm
¦8Š‚ƒ„…†€(‘coremgmtmgmt-stickypipepmpclkaclk t,ypcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3 ºdefault° ¢disabledethernet@fe300000rockchip,rk3399-gmacòþ0©,macirq8ighfjÕfM–stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac9Š‰
‘stmmacethGT¢okay_ vinputƒrgmiiºdefault°!Œ¢'ÃP·(ÀɦÙ"ä#mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcòþ1@©@ôðÑ€ îMœ–biuciuciu-driveciu-sample9Šy‘reset¢okay
(5K$Vºdefault°%&'dmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcòþ2@©AôðÑ€ÉÍrë ÎLš›–biuciuciu-driveciu-sample9Šz‘reset¢okay
‡™¤(ºdefault°)*+,±mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1òþ3©ºÉNrëÂNð–clk_xinclk_ahbÛemmc_cardclockît-yphy_arasan9Тokay
áðVß’usb@fe380000
generic-ehciòþ8©ÈÉ.t/yusb¢okayusb@fe3a0000
generic-ohciòþ:©ÈÉ.t/yusb¢okayusb@fe3c0000
generic-ehciòþ<�©ÊË0t1yusb¢okayusb@fe3e0000
generic-ohciòþ>© ÊË0t1yusb¢okaydebug@fe430000&arm,coresight-cpu-debugarm,primecellòþCM –apb_pclkâdebug@fe432000&arm,coresight-cpu-debugarm,primecellòþC M –apb_pclkâdebug@fe434000&arm,coresight-cpu-debugarm,primecellòþC@M –apb_pclkâdebug@fe436000&arm,coresight-cpu-debugarm,primecellòþC`M –apb_pclkâdebug@fe610000&arm,coresight-cpu-debugarm,primecellòþaL –apb_pclkâdebug@fe710000&arm,coresight-cpu-debugarm,primecellòþqL –apb_pclkâusb@fe800000rockchip,rk3399-dwc3+ƒ0ƒöøôùG–ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkŠ% ‘usb3-otg¢okayusb@fe800000
snps,dwc3òþ€©iöƒ–refbus_earlysuspend
otgt23yusb2-phyusb3-phy
utmi_wide3TmŽ9¢okayusb@fe900000rockchip,rk3399-dwc3+ƒ0‚„÷øôùG–ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkŠ& ‘usb3-otg ¢disabledusb@fe900000
snps,dwc3òþ©n‚÷„–refbus_earlysuspend
otgt45yusb2-phyusb3-phy
utmi_wide3TmŽ9 ¢disableddp@fec00000rockchip,rk3399-cdn-dpòþÀ© Ér¡rõáë ru¡o–core-clkpclkspdifgrft679 ŠHJý‘spdifdptxapbcoreG° ¢disabledportsport+endpoint@0òÁ8ߢendpoint@1òÁ9ßœinterrupt-controller@fee00000arm,gic-v3+ƒøPòþàþðÿðÿñÿò© ßmsi-controller@fee20000arm,gic-v3-itsÑàòþâßppi-partitionsinterrupt-partition-0ëßinterrupt-partition-1ëßsaradc@ff100000rockchip,rk3399-saradcòÿ©>ôPe–saradcapb_pclkŠÔ‘saradc-apb ¢disabledcrypto@ff8b0000rockchip,rk3399-cryptoòÿ‹@©ÐÒ…–hclk_masterhclk_slavesclkŠµ®¯‘masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-cryptoòÿ‹€@©‡ÑÓ†–hclk_masterhclk_slavesclkŠº¸¹‘masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2còÿÉArëÂAU –i2cpclk©;ºdefault°:+¢okayŒi2c@ff120000rockchip,rk3399-i2còÿÉBrëÂBV –i2cpclk©#ºdefault°;+¢okayË€rtc@51haoyu,hym8563òQîÛhym8563ºdefault°<�=©ßºi2c@ff130000rockchip,rk3399-i2còÿÉCrëÂCW –i2cpclk©"ºdefault°>+¢okayÂß©i2c@ff140000rockchip,rk3399-i2còÿÉDrëÂDX –i2cpclk©&ºdefault°?+ ¢disabledi2c@ff150000rockchip,rk3399-i2còÿÉErëÂEY –i2cpclk©%ºdefault°@+ ¢disabledi2c@ff160000rockchip,rk3399-i2còÿÉFrëÂFZ –i2cpclk©$ºdefault°A+ ¢disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uartòÿQ`–baudclkapb_pclk©c5?ºdefault°BC¢okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uartòÿRa–baudclkapb_pclk©b5?ºdefault°D ¢disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uartòÿSb–baudclkapb_pclk©d5?ºdefault°E¢okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uartòÿTc–baudclkapb_pclk©e5?ºdefault°F ¢disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spiòÿG[–spiclkapb_pclk©DLG
GQtxrxºdefault°HIJK+ ¢disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spiòÿH\–spiclkapb_pclk©5LGG
Qtxrxºdefault°LMNO+ ¢disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spiòÿI]–spiclkapb_pclk©4LGGQtxrxºdefault°PQRS+ ¢disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spiòÿJ^–spiclkapb_pclk©CLGGQtxrxºdefault°TUVW+ ¢disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spiòÿ K_–spiclkapb_pclk©„LXX Qtxrxºdefault°YZ[\9+ ¢disabledthermal-zonescpu-thermal[dqè]tripscpu_alert0p›Ðípassiveß^cpu_alert1$ø›Ðípassiveß_cpu_crits›Ð ícriticalcooling-mapsmap0¦^«ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1¦_H«ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal[dqè]tripsgpu_alert0$ø›Ðípassiveß`gpu_crits›Ð ícriticalcooling-mapsmap0¦`«aÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadcòÿ&©aÉOrq°Od–tsadcapb_pclkŠè
‘tsadc-apbGºsºinitdefaultsleep°bÑcÛbå¢okayûß]qos@ffa58000rockchip,rk3399-qossysconòÿ¥€ ßkqos@ffa5c000rockchip,rk3399-qossysconòÿ¥À ßlqos@ffa60080rockchip,rk3399-qossysconòÿ¦€ qos@ffa60100rockchip,rk3399-qossysconòÿ¦ qos@ffa60180rockchip,rk3399-qossysconòÿ¦€ qos@ffa70000rockchip,rk3399-qossysconòÿ§ ßoqos@ffa70080rockchip,rk3399-qossysconòÿ§€ ßpqos@ffa74000rockchip,rk3399-qossysconòÿ§@ ßmqos@ffa76000rockchip,rk3399-qossysconòÿ§` ßnqos@ffa90000rockchip,rk3399-qossysconòÿ© ßqqos@ffa98000rockchip,rk3399-qossysconòÿ©€ ßdqos@ffaa0000rockchip,rk3399-qossysconòÿª ßrqos@ffaa0080rockchip,rk3399-qossysconòÿª€ ßsqos@ffaa8000rockchip,rk3399-qossysconòÿª€ ßtqos@ffaa8080rockchip,rk3399-qossysconòÿª€€ ßuqos@ffab0000rockchip,rk3399-qossysconòÿ« ßeqos@ffab0080rockchip,rk3399-qossysconòÿ«€ ßfqos@ffab8000rockchip,rk3399-qossysconòÿ«€ ßgqos@ffac0000rockchip,rk3399-qossysconòÿ¬ ßhqos@ffac0080rockchip,rk3399-qossysconòÿ¬€ ßiqos@ffac8000rockchip,rk3399-qossysconòÿ¬€ ßvqos@ffac8080rockchip,rk3399-qossysconòÿ¬€€ ßwqos@ffad0000rockchip,rk3399-qossysconòÿ ßxqos@ffad8080rockchip,rk3399-qossysconòÿ€€ qos@ffae0000rockchip,rk3399-qossysconòÿ® ßjpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfdòÿ1power-controller!rockchip,rk3399-power-controller-+ßpower-domain@34ò"áÝAd-power-domain@33ò!ÜåAef-power-domain@31òëêAg-power-domain@32ò í쟞Ahi-power-domain@35ò#ÐAj-power-domain@25òl-power-domain@23òðAk-power-domain@22òÕfAl-power-domain@27òÎLAm-power-domain@28òîAn-power-domain@8ò~}-power-domain@9ò €-power-domain@24òôAop-power-domain@15ò-+power-domain@21òÞçrAq-power-domain@19òåßArs-power-domain@20òæàAtu-power-domain@16ò-+power-domain@17òÙÙAvw-power-domain@18òÛÛAx-syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfdòÿ2ßio-domains&rockchip,rk3399-pmu-io-voltage-domain¢okayHyspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spiòÿ5zz–spiclkapb_pclk©<�ºdefault°{|}~+ ¢disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uartòÿ7zz"–baudclkapb_pclk©f5?ºdefault° ¢disabledi2c@ff3c0000rockchip,rk3399-i2còÿ<�Éz rëÂz z –i2cpclk©9ºdefault°€+¢okayË€´pmic@20rockchip,rk809ò ©îÛrk808-clkout1rk808-clkout2ºdefault°‚Wx†ƒ’ƒžƒªƒ¶„„΃څæƒregulatorsDCDC_REG1òvdd_log 'q° ?™p Wregulator-state-mem n ‡
» DCDC_REG2
òvdd_cpu_l 'q° ?™p £q Wß
regulator-state-mem nDCDC_REG3òvcc_ddr Wregulator-state-mem ¸DCDC_REG4òvcc3v3_sys '2Z ?2Z Wß…regulator-state-mem ¸ ‡2Z DCDC_REG5
òvcc_buck5 '!‘À ?!‘Àß„regulator-state-mem ¸ ‡!‘ÀLDO_REG1 òvcca_0v9 '
» ?
» ßregulator-state-mem ¸ ‡
» LDO_REG2òvcc_1v8 'w@ ?w@ßyregulator-state-mem ¸ ‡w@LDO_REG3òvcc_0v9 '
» ?
» regulator-state-mem ¸ ‡
» LDO_REG4 òvcca_1v8 ': ?:ßregulator-state-mem ¸ ‡:LDO_REG5òvdd1v5_dvp 'ã` ?ã`regulator-state-mem nLDO_REG6òvcc_1v5 'ã` ?ã`regulator-state-mem nLDO_REG7
òvccio_3v0 '-ÆÀ ?-ÆÀßregulator-state-mem nLDO_REG8 òvccio_sd 'w@ ?2Z ß(regulator-state-mem nLDO_REG9òvcc_sd '2Z ?2Z regulator-state-mem nSWITCH_REG1òvcc5v0_usb2 'LK@ ?LK@regulator-state-mem ¸ ‡LK@SWITCH_REG2
òvccio_3v3 '2Z ?2Z ß"regulator-state-mem ni2c@ff3d0000rockchip,rk3399-i2còÿ=Éz
rëÂz
z –i2cpclk©8ºdefault°†+ ¢disabledi2c@ff3e0000rockchip,rk3399-i2còÿ>ÉzrëÂzz –i2cpclk©:ºdefault°‡+ ¢disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB кdefault°ˆz¢okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB кdefault°‰z ¢disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB кdefault°Šz¢okaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB0 кdefault°‹z ¢disableddfi@ff630000òÿc@rockchip,rk3399-dfiz©ƒy
–pclk_ddr_monßvideo-codec@ff650000rockchip,rk3399-vpuòÿe ©rq
,vepuvdpuëê
–aclkhclk ÛŒ9iommu@ff650800rockchip,iommuòÿe@©sëê–aclkiface â9ߌvideo-codec@ff660000rockchip,rk3399-vdecòÿf€©t í쟞–axiahbcabaccore Û9 iommu@ff660480rockchip,iommu òÿf€@ÿfÀ@©uíì–aclkiface9 âßiommu@ff670800rockchip,iommuòÿg@©*áÝ–aclkiface â ¢disabledrga@ff680000rockchip,rk3399-rgaòÿh©7Üåm–aclkhclksclkŠjgi
‘coreaxiahb9!efuse@ff690000rockchip,rk3399-efuseòÿi€+}–pclk_efusecpu-id@7òcpu-leakage@17ògpu-leakage@18òcenter-leakage@19òcpu-leakage@1aòlogic-leakage@1bòwafer-info@1còdma-controller@ff6d0000arm,pl330arm,primecellòÿm@ © ï úÓ –apb_pclkßXdma-controller@ff6e0000arm,pl330arm,primecellòÿn@ © ï úÔ –apb_pclkßGclock-controller@ff750000rockchip,rk3399-pmucruòÿuŽ–xin24mGî
Ézr(Jñßzclock-controller@ff760000rockchip,rk3399-cruòÿvŽ–xin24mGî
ˆÉÀÀ@ÂÁBÉÂCãÞxíDr#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€×„ׄëÂëÂׄßsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfdòÿw+ßio-domains"rockchip,rk3399-io-voltage-domain¢okay
+
;(mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o–dphy-refdphy-cfggrf9
H ¢disabledߤusb2phy@e450rockchip,rk3399-usb2phyòäP{–phyclkîÛclk_usbphy0_480m¢okayß.host-port
H©
,linestate¢okayÙß/otg-port
H0©ghj,otg-bvalidotg-idlinestate¢okayÙ‘ß2usb2phy@e460rockchip,rk3399-usb2phyòä`|–phyclkîÛclk_usbphy1_480m¢okayß0host-port
H©
,linestate¢okayÙß1otg-port
H0©lmo,otg-bvalidotg-idlinestate ¢disabledß4phy@f780rockchip,rk3399-emmc-phyò÷€$’–emmcclk
S2
H¢okayß-pcie-phyrockchip,rk3399-pcie-phyŠ–refclk
HŠ‡‘phy¢okayßphy@ff7c0000rockchip,rk3399-typec-phyòÿ|~}–tcpdcoretcpdphy-refÉ~rúð€9Š•”L‘uphyuphy-pipeuphy-tcphyG¢okaydp-port
Hß6usb3-port
Hß3phy@ff800000rockchip,rk3399-typec-phyòÿ€€–tcpdcoretcpdphy-refÉ€rúð€9 ŠœM‘uphyuphy-pipeuphy-tcphyG ¢disableddp-port
Hß7usb3-port
Hß5watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdtòÿ„€|©xrktimer@ff850000rockchip,rk3399-timeròÿ…©QhZ–pclktimerspdif@ff870000rockchip,rk3399-spdifòÿ‡©BLXQtx
–mclkhclkU׺default°“9° ¢disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿˆG©'LXXQtxrx–i2s_clki2s_hclkVÔºbclk_onbclk_off°”Ñ•9° ¢disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿ‰©(LXXQtxrx–i2s_clki2s_hclkWÕºdefault°–9° ¢disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿŠ©)LXXQtxrx–i2s_clki2s_hclkXÖ9° ¢disabledߧvop@ff8f0000rockchip,rk3399-vop-lit òÿ ÿ ©wÉÛÛrׄõáÛµÛ–aclk_vopdclk_vophclk_vop Û—9Š
‘axiahbdclk¢okayport+ßendpoint@0òÁ˜ß®endpoint@1òÁ™ß³endpoint@2òÁšß¬endpoint@3òÁ›ß°endpoint@4òÁœß9iommu@ff8f3f00rockchip,iommuòÿ?©wÛÛ–aclkiface9 â¢okayß—vop@ff900000rockchip,rk3399-vop-big òÿ ÿ ©vÉÙÙrׄõáٴٖaclk_vopdclk_vophclk_vop Û9Š
‘axiahbdclk¢okayport+ßendpoint@0òÁžß²endpoint@1òÁŸßendpoint@2òÁ ß«endpoint@3òÁ¡ß¯endpoint@4òÁ¢ß8iommu@ff903f00rockchip,iommuòÿ?©vÙÙ–aclkiface9 â¢okayßisp0@ff910000rockchip,rk3399-cif-ispòÿ‘@©+néã–ispaclkhclk Û£t¤ydphy9 ¢disabledports+port@0ò+iommu@ff914000rockchip,iommu òÿ‘@ÿ‘P©+éã–aclkiface â9
gߣisp1@ff920000rockchip,rk3399-cif-ispòÿ’@©,oêä–ispaclkhclk Û¥t¦ydphy9 ¢disabledports+port@0ò+iommu@ff924000rockchip,iommu òÿ’@ÿ’P©,êä–aclkiface â9
gߥhdmi-soundsimple-audio-card
‚i2s
›
µhdmi-sound ¢disabledsimple-audio-card,cpu
̧simple-audio-card,codec
̨hdmi@ff940000rockchip,rk3399-dw-hdmiòÿ”?©(tqpo–iahbisfrcecgrfref9G°¢okay
Ö©ºdefault°ªß¨ports+port@0ò+endpoint@0òÁ«ß endpoint@1òÁ¬ßšport@1òdsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiòÿ–€©- ¢p£o–refpclkphy_cfggrf9Šû‘apbG+ ¢disabledports+port@0ò+endpoint@0òÁߟendpoint@1òÁ®ß˜port@1òdsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiòÿ–€€©. ¢q¤o–refpclkphy_cfggrf9Šü‘apbG+
H ¢disabledߦports+port@0ò+endpoint@0òÁ¯ß¡endpoint@1òÁ°ß›port@1òdp@ff970000rockchip,rk3399-edpòÿ—€©
jlo–dppclkgrfºdefault°±9Š‘dpG ¢disabledports+port@0ò+endpoint@0òÁ²ßžendpoint@1òÁ³ß™port@1ògpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860òÿš0©,jobmmugpuÐ-
P9# ¢disabledÀ´ßapinctrlrockchip,rk3399-pinctrlGz+ƒgpio@ff720000rockchip,gpio-bankòÿrz©
â
òøßgpio@ff730000rockchip,gpio-bankòÿsz©
â
òøßgpio@ff780000rockchip,gpio-bankòÿxP©
â
òøß¼gpio@ff788000rockchip,gpio-bankòÿx€Q©
â
òøß#gpio@ff790000rockchip,gpio-bankòÿyR©
â
òøß=pcfg-pull-up
þ߸pcfg-pull-downß¹pcfg-pull-noneßµpcfg-pull-none-12ma'ß·pcfg-pull-none-13ma'
߶pcfg-pull-none-18ma'pcfg-pull-none-20ma'pcfg-pull-up-2ma
þ'pcfg-pull-up-8ma
þ'pcfg-pull-up-18ma
þ'pcfg-pull-up-20ma
þ'pcfg-pull-down-4ma'pcfg-pull-down-8ma'pcfg-pull-down-12ma'pcfg-pull-down-18ma'pcfg-pull-down-20ma'pcfg-output-high6pcfg-output-lowBpcfg-input-enableMpcfg-input-pull-upM
þpcfg-input-pull-downMclockclk-32kZµcifcif-clkinZ
µcif-clkoutaZµedpedp-hpdZµß±gmacrgmii-pinsðZ¶µ
µ¶µ µµµµ¶¶µµ¶¶ß!rmii-pins Z
µ¶µ
µ µµµµ¶¶i2c0i2c0-xfer Zµµß€i2c1i2c1-xfer Zµµß:i2c2i2c2-xfer Z··ß;i2c3i2c3-xfer Zµµß>i2c4i2c4-xfer Zµµß†i2c5i2c5-xfer Zµ
µß?i2c6i2c6-xfer Z
µ µß@i2c7i2c7-xfer ZµµßAi2c8i2c8-xfer Zµµß‡i2s0i2s0-2ch-bus`Zµµµµµµi2s0-2ch-bus-bclk-off`Zµµµµµµi2s0-8ch-busZµµµµµµµµµß”i2s0-8ch-bus-bclk-offZµµµµµµµµµß•i2s1i2s1-2ch-busPZµµµµµß–i2s1-2ch-bus-bclk-offPZµµµµµsdio0sdio0-bus1Z¸sdio0-bus4@Z¸¸¸¸ß%sdio0-cmdZ¸ß&sdio0-clkZµß'sdio0-cdZ¸sdio0-pwrZ¸sdio0-bkpwrZ¸sdio0-wpZ¸sdio0-intZ¸sdmmcsdmmc-bus1Z¸sdmmc-bus4@Z¸ ¸
¸¸ß,sdmmc-clkZµß)sdmmc-cmdZ
¸ß*sdmmc-cdZ¸ß+sdmmc-wpZ¸suspendap-pwroffZµddrio-pwroffZµspdifspdif-busZµß“spdif-bus-1Zµspi0spi0-clkZ¸ßHspi0-cs0Z¸ßKspi0-cs1Z¸spi0-txZ¸ßIspi0-rxZ¸ßJspi1spi1-clkZ ¸ßLspi1-cs0Z
¸ßOspi1-rxZ¸ßNspi1-txZ¸ßMspi2spi2-clkZ¸ßPspi2-cs0Z¸ßSspi2-rxZ ¸ßRspi2-txZ
¸ßQspi3spi3-clkZ¸ß{spi3-cs0Z¸ß~spi3-rxZ¸ß}spi3-txZ¸ß|spi4spi4-clkZ¸ßTspi4-cs0Z¸ßWspi4-rxZ¸ßVspi4-txZ¸ßUspi5spi5-clkZ¸ßYspi5-cs0Z¸ß\spi5-rxZ¸ß[spi5-txZ¸ßZtestclktest-clkout0Zµtest-clkout1Zµtest-clkout2Zµtsadcotp-pinZµßbotp-outZµßcuart0uart0-xfer Z¸µßBuart0-ctsZµßCuart0-rtsZµuart1uart1-xfer Z¸
µßDuart2auart2a-xfer Z¸ µuart2buart2b-xfer Z¸µuart2cuart2c-xfer Z¸µßEuart3uart3-xfer Z¸µßFuart3-ctsZµuart3-rtsZµuart4uart4-xfer Z¸µßuarthdcpuarthdcp-xfer Z¸µpwm0pwm0-pinZµßˆpwm0-pin-pull-downZ¹vop0-pwm-pinZµvop1-pwm-pinZµpwm1pwm1-pinZµß‰pwm1-pin-pull-downZ¹pwm2pwm2-pinZµßŠpwm2-pin-pull-downZ¹pwm3apwm3a-pinZµß‹pwm3bpwm3b-pinZµhdmihdmi-i2c-xfer Zµµhdmi-cecZµßªpciepci-clkreqn-cpmZµpci-clkreqnb-cpmZµßpcie-pwrZ¸ßÀhym8563hym8563-intZ¸ß<�pmicpmic-int-lZ¸ß‚sdio-pwrseqwifi-enable-hZµß»vbus_hostusb1-en-ocZ¸ß¾vbus_typecusb0-en-ocZ¸ß¿opp-table-0operating-points-v2hßopp00sQ–z–¨–¨Ðˆœ@opp01s#ÃFz–¨–¨Ðopp02s0£,zøPøPÐopp03s<ÜzHHÐopp04sG†ŒzB@B@Ðopp05sTfrz*ˆ*ˆÐopp-table-1operating-points-v2hßopp00sQ–z–¨–¨Ðˆœ@opp01s#ÃFz–¨–¨Ðopp02s0£,z–¨–¨Ðopp03s<Üz
Yø
YøÐopp04sG†Œz~ð~ðÐopp05sTfrz£è£èÐopp06s_Ø"zÈàÈàÐopp07skIÒzO€O€Ðopp-table-2operating-points-v2ß´opp00sëÂz–¨–¨Œ0opp01s³Ü@z–¨–¨Œ0opp02sׄz–¨–¨Œ0opp03sÍez
Yø
YøŒ0opp04s#ÃFzHHŒ0opp05s/¯zÈàÈàŒ0external-gmac-clockfixed-clockËsY@Ûclkin_gmacîß sdio-pwrseqmmc-pwrseq-simpleº
–ext_clockºdefault°»™¼ß$vcc12v-dcin-regulatorregulator-fixedòvcc12v_dcin '· ?·ß½vcc5v0-sys-regulatorregulator-fixedòvcc5v0_sys 'LK@ ?LK@¥½ßƒvbus-hostregulator-fixedºdefault°¾
òvbus_host ¥ƒ°ï=ßvbus-typecregulator-fixedºdefault°¿òvbus_typec ¥ƒ°ï=ß‘vcc-pcie-regulatorregulator-fixed°ï=ºdefault°Àòvcc3v3_pcie ¥ƒßchosenÃserial2:1500000n8 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-0pinctrl-namesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllermax-functionsrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblassigned-clock-parentsclock_in_outphy-modesnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayassigned-clocksphy-supplysnps,reset-gpiomax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeeddisable-wpvqmmc-supplycd-gpiosarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsi2c-scl-falling-time-nsi2c-scl-rising-time-nsreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-off-in-suspendregulator-suspend-microvoltregulator-ramp-delayregulator-on-in-suspend#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsreset-gpiosvin-supplyenable-active-highstdout-path