Ð þíç8ÿø(ïÿÀgoogle,scarlet-rev15-sku7google,scarlet-rev15google,scarlet-rev14-sku7google,scarlet-rev14google,scarlet-rev13-sku7google,scarlet-rev13google,scarlet-rev12-sku7google,scarlet-rev12google,scarlet-rev11-sku7google,scarlet-rev11google,scarlet-rev10-sku7google,scarlet-rev10google,scarlet-rev9-sku7google,scarlet-rev9google,scarlet-rev8-sku7google,scarlet-rev8google,scarlet-rev7-sku7google,scarlet-rev7google,scarlet-rev6-sku7google,scarlet-rev6google,scarlet-rev5-sku7google,scarlet-rev5google,scarlet-rev4-sku7google,scarlet-rev4google,scarlet-rev3-sku7google,scarlet-rev3google,scarletgoogle,grurockchip,rk3399 +7tabletDGoogle ScarletaliasesJ/pinctrl/gpio@ff720000P/pinctrl/gpio@ff730000V/pinctrl/gpio@ff780000\/pinctrl/gpio@ff788000b/pinctrl/gpio@ff790000h/i2c@ff3c0000m/i2c@ff110000r/i2c@ff120000w/i2c@ff130000|/i2c@ff3d0000/i2c@ff140000†/i2c@ff150000‹/i2c@ff160000/i2c@ff3e0000•/serial@ff180000/serial@ff190000¥/serial@ff1a0000­/serial@ff1b0000µ/serial@ff370000½/spi@ff1c0000Â/spi@ff1d0000Ç/spi@ff1e0000Ì/spi@ff350000Ñ/spi@ff1f0000Ö/spi@ff200000Û/mmc@fe320000à/mmc@fe330000cpus+cpu-mapcluster0core0åcore1åcore2åcore3åcluster1core0åcore1åcpu@0écpuarm,cortex-a53õùpsciå!0dJ Z€g@y†€“@¥€² à × âcpu@1écpuarm,cortex-a53õùpsciå!0dJ Z€g@y†€“@¥€² à × âcpu@2écpuarm,cortex-a53õùpsciå!0dJ Z€g@y†€“@¥€² à × âcpu@3écpuarm,cortex-a53õùpsciå!0dJ Z€g@y†€“@¥€² à × âcpu@100écpuarm,cortex-a72õùpsci !0´J ZÀg@y†€“@¥²Ã×âthermal-idle!ê'öôcpu@101écpuarm,cortex-a72õùpsci !0´J ZÀg@y†€“@¥²Ã×âthermal-idle!ê'öôl2-cache-cluster0cache\i@{â l2-cache-cluster1cache\i@{âidle-states pscicpu-sleeparm,idle-state->Uxöúf„â cluster-sleeparm,idle-state->UöôfÐâ display-subsystemrockchip,display-subsystemwmemory-controllerrockchip,rk3399-dmc}Š¨™dmc_clk¥okayì À(Ô ðð @$'²Z€?'²Z€\'²Z€y;šÊžÂ7P(äpmu_a53arm,cortex-a53-pmuòpmu_a72arm,cortex-a72-pmuòpsci arm,psci-1.0smctimerarm,armv8-timer@ò   ýxin24m fixed-clockn6$xin24m7â–pcie@f8000000rockchip,rk3399-pcie õøýDaxi-baseapb-baseépci+N_k ÅÄG ™aclkaclk-perfhclkpm0ò123usyslegacyclient…`˜¦µ ½,Âpcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38Ì‚úúàûàûà8Ó‚ƒ„…†€(Úcoremgmtmgmt-stickypipepmpclkaclk¥okay æïdefaultý 'interrupt-controller7Nâpcie@0,0õ+Ìépcipcie-ep@f8000000rockchip,rk3399-pcie-ep õýúDapb-basemem-base ÅÄG ™aclkaclk-perfhclkpmLZ8Ó‚ƒ„…†€(Úcoremgmtmgmt-stickypipepmpclkaclk ½,Âpcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3d ïdefaultý! ¥disabledethernet@fe300000rockchip,rk3399-gmacõþ0ò umacirq8ighfjÕfM™stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac‚"Ó‰ Ústmmaceth# ¥disabledmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcõþ1@ò@¨ðÑ€ îMœ™biuciuciu-driveciu-sample¶‚"ÓyÚreset ¥disabledmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcõþ2@òA¨ðÑ€ÁÍÑ ë ÎLš›™biuciuciu-driveciu-sample¶‚"ÓzÚreset¥okayïdefaultý$%&'(æð ) '4AN\*h+mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1õþ3ò u#ÁNÑðÑ€Nð™clk_xinclk_ahb$emmc_cardclock7½, Âphy_arasan‚"‹¥okay末Åâ—usb@fe380000 generic-ehciõþ8òÈÉ-½.Âusb ¥disabledusb@fe3a0000 generic-ohciõþ:òÈÉ-½.Âusb¥okay+bluetooth@1usbcf3,e300usb4ca,301aõïdefaultý/ )òuwakeupusb@fe3c0000 generic-ehciõþ<�òÊË0½1Âusb ¥disabledusb@fe3e0000 generic-ohciõþ>ò ÊË0½1Âusb ¥disableddebug@fe430000&arm,coresight-cpu-debugarm,primecellõþCM ™apb_pclkådebug@fe432000&arm,coresight-cpu-debugarm,primecellõþC M ™apb_pclkådebug@fe434000&arm,coresight-cpu-debugarm,primecellõþC@M ™apb_pclkådebug@fe436000&arm,coresight-cpu-debugarm,primecellõþC`M ™apb_pclkådebug@fe610000&arm,coresight-cpu-debugarm,primecellõþaL ™apb_pclkådebug@fe710000&arm,coresight-cpu-debugarm,primecellõþqL ™apb_pclkåusb@fe800000rockchip,rk3399-dwc3+Ì0ƒöøôùG™ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkÓ% Úusb3-otg¥okayÓ2usb@fe800000 snps,dwc3õþ€òiöƒ™refbus_earlysuspendÚhost½34Âusb2-phyusb3-phy âutmi_wideë$=^‚"¥okayusb@fe900000rockchip,rk3399-dwc3+Ì0‚„÷øôùG™ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkÓ& Úusb3-otg ¥disabledusb@fe900000 snps,dwc3õþòn‚÷„™refbus_earlysuspendÚotg½56Âusb2-phyusb3-phy âutmi_wideë$=^‚" ¥disableddp@fec00000rockchip,rk3399-cdn-dpõþÀò Ár¡Ñõá ë ru¡o™core-clkpclkspdifgrf½7‚" ÓHJýÚspdifdptxapbcore#€¥okayÓ2âÜportsport+endpoint@0õ‘8â¦endpoint@1õ‘9â interrupt-controller@fee00000 arm,gic-v3N+Ì7Põþàþð ÿðÿñÿòò âmsi-controller@fee20000arm,gic-v3-its¡°õþââppi-partitionsinterrupt-partition-0»âinterrupt-partition-1»âsaradc@ff100000rockchip,rk3399-saradcõÿò>ÄPe™saradcapb_pclkÓÔ Úsaradc-apb ¥disabledcrypto@ff8b0000rockchip,rk3399-cryptoõÿ‹@òÐÒ…™hclk_masterhclk_slavesclkÓµ®¯Úmasterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-cryptoõÿ‹€@ò‡ÑÓ†™hclk_masterhclk_slavesclkÓº¸¹Úmasterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2cõÿÁAÑ ëÂAU ™i2cpclkò;ïdefaultý:+ ¥disabledi2c@ff120000rockchip,rk3399-i2cõÿÁBÑ ëÂBV ™i2cpclkò#ïdefaultý;+¥okay€Ö2î,digitizer@9 hid-over-i2cõ  )òïdefaultý<�=i2c@ff130000rockchip,rk3399-i2cõÿÁCÑ ëÂCW ™i2cpclkò"ïdefaultý>+¥okay€Ö2î,touchscreen@10elan,ekth3500õ )òïdefaultý?@  i2c@ff140000rockchip,rk3399-i2cõÿÁDÑ ëÂDX ™i2cpclkò&ïdefaultýA+ ¥disabledi2c@ff150000rockchip,rk3399-i2cõÿÁEÑ ëÂEY ™i2cpclkò%ïdefaultýB+ ¥disabledi2c@ff160000rockchip,rk3399-i2cõÿÁFÑ ëÂFZ ™i2cpclkò$ïdefaultýCD+¥okay€Ö2î,camera@36 ovti,ov5695õ6ïdefaultýE©™xvclk F,G8  Hportendpoint‘IEâ©camera@3c ovti,ov2685õ<�ïdefaultýJ©™xvclk F8 ,  Hportendpoint‘KEâªserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uartõÿQ`™baudclkapb_pclkòcPZïdefaultýL ¥disabledserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uartõÿRa™baudclkapb_pclkòbPZïdefaultýM ¥disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uartõÿSb™baudclkapb_pclkòdPZïdefaultýN¥okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uartõÿTc™baudclkapb_pclkòePZïdefaultýO ¥disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spiõÿG[™spiclkapb_pclkòDgP P ltxrxïdefaultýQRST+ ¥disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spiõÿH\™spiclkapb_pclkò5gP P ltxrxïdefaultsleepýUVWX+¥okayvYflash@0jedec,spi-norõ€˜–€spi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spiõÿI]™spiclkapb_pclkò4gPPltxrxïdefaultýZ[\]+¥okaytpm@0 google,cr50õ )òïdefaultý^€ 5spi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spiõÿJ^™spiclkapb_pclkòCgPPltxrxïdefaultý_`ab+ ¥disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spiõÿ K_™spiclkapb_pclkò„gcc ltxrxïdefaultýdefg‚"+¥okayec@0google,cros-ec-spiõ )òïdefaultýh€-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnel’+sbs-battery@bsbs,sbs-batteryõ ¤¸extcon0google,extcon-usbc-cros-ecÍâ2keyboard-controllergoogle,cros-ec-keybàð  D ;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ithermal-zonescpu-thermal *d @è Nitripscpu_alert0 ^Ð jÐ?passiveâjcpu_alert1 ^X jÐ?passiveâkcpu_crit ^s jÐ ?criticalcooling-mapsmap0 uj zÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1 ukH zÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal *d @è Nitripsgpu_alert0 ^$ø jÐ?passiveâlgpu_crit ^s jÐ ?criticalcooling-mapsmap0 ul zmÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadcõÿ&òaÁOÑ q°Od™tsadcapb_pclkÓè Útsadc-apb# ‰sïinitdefaultsleepýnvo  n ª¥okay À ×âiqos@ffa58000rockchip,rk3399-qossysconõÿ¥€ âwqos@ffa5c000rockchip,rk3399-qossysconõÿ¥À âxqos@ffa60080rockchip,rk3399-qossysconõÿ¦€ qos@ffa60100rockchip,rk3399-qossysconõÿ¦ qos@ffa60180rockchip,rk3399-qossysconõÿ¦€ qos@ffa70000rockchip,rk3399-qossysconõÿ§ â{qos@ffa70080rockchip,rk3399-qossysconõÿ§€ â|qos@ffa74000rockchip,rk3399-qossysconõÿ§@ âyqos@ffa76000rockchip,rk3399-qossysconõÿ§` âzqos@ffa90000rockchip,rk3399-qossysconõÿ© â}qos@ffa98000rockchip,rk3399-qossysconõÿ©€ âpqos@ffaa0000rockchip,rk3399-qossysconõÿª â~qos@ffaa0080rockchip,rk3399-qossysconõÿª€ âqos@ffaa8000rockchip,rk3399-qossysconõÿª€ â€qos@ffaa8080rockchip,rk3399-qossysconõÿª€€ âqos@ffab0000rockchip,rk3399-qossysconõÿ« âqqos@ffab0080rockchip,rk3399-qossysconõÿ«€ ârqos@ffab8000rockchip,rk3399-qossysconõÿ«€ âsqos@ffac0000rockchip,rk3399-qossysconõÿ¬ âtqos@ffac0080rockchip,rk3399-qossysconõÿ¬€ âuqos@ffac8000rockchip,rk3399-qossysconõÿ¬€ â‚qos@ffac8080rockchip,rk3399-qossysconõÿ¬€€ âƒqos@ffad0000rockchip,rk3399-qossysconõÿ­ â„qos@ffad8080rockchip,rk3399-qossysconõÿ­€€ qos@ffae0000rockchip,rk3399-qossysconõÿ® âvpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfdõÿ1power-controller!rockchip,rk3399-power-controller ò+â"power-domain@34õ"áÝ p òpower-domain@33õ!Üå qr òpower-domain@31õëê s òpower-domain@32õ  í쟞 tu òpower-domain@35õ#Ð v òpower-domain@25õl òpower-domain@23õð w òpower-domain@22õÕf x òpower-domain@27õÎL y òpower-domain@28õî z òpower-domain@8õ~} òpower-domain@9õ € òpower-domain@24õô {| òpower-domain@15õ ò+power-domain@21õÞçr } òpower-domain@19õåß ~ òpower-domain@20õæà € òpower-domain@16õ ò+power-domain@17õÙÙ ‚ƒ òpower-domain@18õÛÛ „ òsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfdõÿ2âio-domains&rockchip,rk3399-pmu-io-voltage-domain¥okay spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spiõÿ5……™spiclkapb_pclkò<�ïdefaultý†‡ˆ‰+ ¥disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uartõÿ7……"™baudclkapb_pclkòfPZïdefaultýŠ ¥disabledi2c@ff3c0000rockchip,rk3399-i2cõÿ<�Á… Ñ ëÂ… … ™i2cpclkò9ïdefaultý‹+ ¥disabledi2c@ff3d0000rockchip,rk3399-i2cõÿ=Á… Ñ ëÂ… … ™i2cpclkò8ïdefaultýŒ+ ¥disabledi2c@ff3e0000rockchip,rk3399-i2cõÿ>Á… Ñ ëÂ… … ™i2cpclkò:ïdefaultý+¥okay€Ö2î,da7219@1a dlg,da7219õ )òY™mclk  ( ,diffïdefaultýŽ ?  J X âÛda7219_aad e v ‚2 Žô ž ¯32_64 Á Ò  â ò! >pwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwmõÿB ïdefaultý…¥okayâÑpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwmõÿB ïdefaultý‘…¥okayâæpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwmõÿB  ïdefaultý’…¥okayâÏpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwmõÿB0 ïdefaultý“…¥okayâÍdfi@ff630000õÿc@rockchip,rk3399-dfi}òƒy ™pclk_ddr_mon¥okayâvideo-codec@ff650000rockchip,rk3399-vpuõÿe òrq uvepuvdpuëê ™aclkhclk ”‚"iommu@ff650800rockchip,iommuõÿe@òsëê ™aclkiface &‚"â”video-codec@ff660000rockchip,rk3399-vdecõÿf€òt í쟞™axiahbcabaccore •‚" iommu@ff660480rockchip,iommu õÿf€@ÿfÀ@òuíì ™aclkiface‚"  &â•iommu@ff670800rockchip,iommuõÿg@ò*áÝ ™aclkiface & ¥disabledrga@ff680000rockchip,rk3399-rgaõÿhò7Üåm™aclkhclksclkÓjgi Úcoreaxiahb‚"!efuse@ff690000rockchip,rk3399-efuseõÿi€+} ™pclk_efusecpu-id@7õcpu-leakage@17õgpu-leakage@18õcenter-leakage@19õcpu-leakage@1aõlogic-leakage@1bõwafer-info@1cõdma-controller@ff6d0000arm,pl330arm,primecellõÿm@ ò 3 >Ó ™apb_pclkâcdma-controller@ff6e0000arm,pl330arm,primecellõÿn@ ò 3 >Ô ™apb_pclkâPclock-controller@ff750000rockchip,rk3399-pmucruõÿu–™xin24m7 UÁ…Ñ(Jñâ…clock-controller@ff760000rockchip,rk3399-cruõÿv–™xin24m#7 UˆÁÀÀ@ÂÁBÉÂCãxÞíDÑ#ÃF_^;šÊðÑ€xhÀ<4`õáõáúð€/¯õáúð€ׄ ë ëÂׄׄâsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfdõÿw+â#io-domains"rockchip,rk3399-io-voltage-domain¥okay b  o  |  Œ+mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o™dphy-refdphy-cfggrf‚" ™¥okayâ¨usb2phy@e450rockchip,rk3399-usb2phyõäP{™phyclk7$clk_usbphy0_480m¥okayâ-host-port ™ò ulinestate¥okayâ.otg-port ™0òghjuotg-bvalidotg-idlinestate¥okayâ3usb2phy@e460rockchip,rk3399-usb2phyõä`|™phyclk7$clk_usbphy1_480m ¥disabledâ0host-port ™ò ulinestate¥okayâ1otg-port ™0òlmouotg-bvalidotg-idlinestate¥okayâ5phy@f780rockchip,rk3399-emmc-phyõ÷€$—™emmcclk ¤2 ™¥okayâ,pcie-phyrockchip,rk3399-pcie-phyŠ™refclk ™Ó‡Úphy¥okayâphy@ff7c0000rockchip,rk3399-typec-phyõÿ|~}™tcpdcoretcpdphy-refÁ~Ñúð€‚"Ó•”LÚuphyuphy-pipeuphy-tcphy#¥okayÓ2dp-port ™â7usb3-port ™â4phy@ff800000rockchip,rk3399-typec-phyõÿ€€™tcpdcoretcpdphy-refÁ€Ñúð€‚" ӝœMÚuphyuphy-pipeuphy-tcphy# ¥disableddp-port ™usb3-port ™â6watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdtõÿ„€|òxrktimer@ff850000rockchip,rk3399-timerõÿ…òQhZ ™pclktimerspdif@ff870000rockchip,rk3399-spdifõÿ‡òBgcltx ™mclkhclkUׂ"€¥okayâØi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2sõÿˆ#ò'gccltxrx™i2s_clki2s_hclkVÔïbclk_onbclk_offý˜v™‚"€¥okayâ×i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2sõÿ‰ò(gccltxrx™i2s_clki2s_hclkWÕïdefaultýš‚"€ ¥disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2sõÿŠò)gccltxrx™i2s_clki2s_hclkXÖ‚"€ ¥disabledâ­vop@ff8f0000rockchip,rk3399-vop-lit õÿ ÿ òwÁÛÛÑׄõáÛµÛ™aclk_vopdclk_vophclk_vop ›‚"Ó Úaxiahbdclk¥okayport+âendpoint@0õ‘œâ²endpoint@1õ‘â¾endpoint@2õ‘žâ°endpoint@3õ‘Ÿâºendpoint@4õ‘ â9iommu@ff8f3f00rockchip,iommuõÿ?òwÛÛ ™aclkiface‚" &¥okayâ›vop@ff900000rockchip,rk3399-vop-big õÿ ÿ òvÁÙÙÑׄõáÙ´Ù™aclk_vopdclk_vophclk_vop ¡‚"Ó Úaxiahbdclk¥okayport+âendpoint@0õ‘¢â½endpoint@1õ‘£â±endpoint@2õ‘¤â¯endpoint@3õ‘¥â¹endpoint@4õ‘¦â8iommu@ff903f00rockchip,iommuõÿ?òvÙÙ ™aclkiface‚" &¥okayâ¡isp0@ff910000rockchip,rk3399-cif-ispõÿ‘@ò+néã™ispaclkhclk §½¨Âdphy‚"¥okayports+port@0õ+endpoint@0õ‘©EâIendpoint@1õ‘ªEâKiommu@ff914000rockchip,iommu õÿ‘@ÿ‘Pò+éã ™aclkiface &‚" ¸¥okayâ§isp1@ff920000rockchip,rk3399-cif-ispõÿ’@ò,oêä™ispaclkhclk «½¬Âdphy‚" ¥disabledports+port@0õ+iommu@ff924000rockchip,iommu õÿ’@ÿ’Pò,êä ™aclkiface &‚" ¸â«hdmi-soundsimple-audio-card Ói2s ì hdmi-sound ¥disabledsimple-audio-card,cpu ­simple-audio-card,codec ®hdmi@ff940000rockchip,rk3399-dw-hdmiõÿ”Zò(tqpo™iahbisfrcecgrfref‚"#€ ¥disabledâ®ports+port@0õ+endpoint@0õ‘¯â¤endpoint@1õ‘°âžport@1õdsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiõÿ–€ò- ¢p£o™refpclkphy_cfggrf‚"ÓûÚapb#+¥okay 'ports+port@0õ+endpoint@0õ‘±â£endpoint@1õ‘²âœport@1õendpoint‘³â·panel@0õ 4´ >µïdefaultý¶kingdisplay,kd097d04 Kports+port@0õendpoint‘·â³port@1õendpoint‘¸â»dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiõÿ–€€ò. ¢q¤o™refpclkphy_cfggrf‚"ÓüÚapb#+ ™¥okayâ¬ports+port@0õ+endpoint@0õ‘¹â¥endpoint@1õ‘ºâŸport@1õendpoint‘»â¸dp@ff970000rockchip,rk3399-edpõÿ—€ò jlo ™dppclkgrfïdefaultý¼‚"ÓÚdp# ¥disabledports+port@0õ+endpoint@0õ‘½â¢endpoint@1õ‘¾âport@1õgpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860õÿš0ò ujobmmugpuÐ!0 P‚"#¥okayÿ XÀâmpinctrlrockchip,rk3399-pinctrl#}+Ìïdefault ýÁÂÃgpio@ff720000rockchip,gpio-bankõÿr…ò d t7Nâ €CLK_32K_APEC_IN_RW_ODSPK_PA_ENWLAN_PERST_1V8_LWLAN_PD_1V8_LWLAN_RF_KILL_1V8_LBIGCPU_DVS_PWMSD_CD_L_JTAG_ENBT_EN_BT_RF_KILL_1V8_LPMUIO2_33_18_L_PP3300_S0_ENTOUCH_RESET_LAP_EC_WARM_RESET_REQPEN_RESET_LAP_FLASH_WP_Lâgpio@ff730000rockchip,gpio-bankõÿs…ò d t7N‰ €PEN_INT_ODLPEN_EJECT_ODLBT_HOST_WAKE_1V8_LWLAN_HOST_WAKE_1V8_LTOUCH_INT_ODLAP_EC_S3_S0_LAP_EC_OVERTEMPAP_SPI_FLASH_MISOAP_SPI_FLASH_MOSI_RAP_SPI_FLASH_CLK_RAP_SPI_FLASH_CS_L_RSD_CARD_DET_ODLAP_EXPANSION_IO1AP_EXPANSION_IO2AP_I2C_DISP_SDAAP_I2C_DISP_SCLH1_INT_ODLEC_AP_INT_ODLLITCPU_DVS_PWMAP_I2C_AUDIO_SDAAP_I2C_AUDIO_SCLAP_EXPANSION_IO3HEADSET_INT_ODLAP_EXPANSION_IO4â)gpio@ff780000rockchip,gpio-bankõÿxPò d t7N  €AP_I2C_PEN_SDAAP_I2C_PEN_SCLSD_IO_PWR_ENUCAM_RST_LPP1250_CAM_ENWCAM_RST_LAP_EXPANSION_IO5AP_I2C_CAM_SDAAP_I2C_CAM_SCLAP_H1_SPI_MISOAP_H1_SPI_MOSIAP_H1_SPI_CLKAP_H1_SPI_CS_LUART_EXPANSION_TX_AP_RXUART_AP_TX_EXPANSION_RXUART_EXPANSION_RTS_AP_CTSUART_AP_RTS_EXPANSION_CTSAP_SPI_EC_MISOAP_SPI_EC_MOSIAP_SPI_EC_CLKAP_SPI_EC_CS_LPP2800_CAM_ENCLK_24M_CAMWLAN_PCIE_CLKREQ_1V8_LSD_PWR_3000_1800_LâHgpio@ff788000rockchip,gpio-bankõÿx€Qò d t7N‚ €I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDI_0STRAP_LCDBIAS_LSTRAP_FEATURE_1STRAP_FEATURE_2I2S0_SDO_0gpio@ff790000rockchip,gpio-bankõÿyRò d t7NÜ €I2S_MCLKAP_I2C_EXPANSION_SDAAP_I2C_EXPANSION_SCLDMIC_ENAP_I2C_TS_SDAAP_I2C_TS_SCLGPU_DVS_PWMUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXBL_ENBL_PWMDISPLAY_RST_LPPVARP_LCD_ENPPVARN_LCD_ENSD_SLOT_PWR_ENâµpcfg-pull-up âÈpcfg-pull-down âÊpcfg-pull-none ¬âÄpcfg-pull-none-12ma ¬ ¹ âÆpcfg-pull-none-13ma ¬ ¹ âÅpcfg-pull-none-18ma ¬ ¹pcfg-pull-none-20ma ¬ ¹pcfg-pull-up-2ma  ¹pcfg-pull-up-8ma  ¹pcfg-pull-up-18ma  ¹pcfg-pull-up-20ma  ¹pcfg-pull-down-4ma  ¹pcfg-pull-down-8ma  ¹pcfg-pull-down-12ma  ¹ pcfg-pull-down-18ma  ¹pcfg-pull-down-20ma  ¹pcfg-output-high ÈâËpcfg-output-low Ôpcfg-input-enable ßpcfg-input-pull-up ß pcfg-input-pull-down ß clockclk-32k ìÄâÂcifcif-clkin ì Äcif-clkouta ì Äedpedp-hpd ìÄâ¼gmacrgmii-pinsð ìÅÄ Ä Å Ä ÄÄÄÄÅÅÄÄÅÅrmii-pins  ì Ä Å Ä Ä ÄÄÄÄÅÅi2c0i2c0-xfer ìÄÄâ‹i2c1i2c1-xfer ìÄÄâ:i2c2i2c2-xfer ìÆÆâ;i2c3i2c3-xfer ìÄÄâ>i2c4i2c4-xfer ì Ä ÄâŒi2c5i2c5-xfer ì Ä ÄâAi2c6i2c6-xfer ì Ä ÄâBi2c7i2c7-xfer ìÄÄâCi2c8i2c8-xfer ìÄÄâi2s0i2s0-2ch-bus` ìÄÄÄÄÄÄi2s0-2ch-bus-bclk-off` ìÄÄÄÄÄÄi2s0-8ch-bus` ìÇÇÇÇÇÇâ˜i2s0-8ch-bus-bclk-off` ìÇÇÇÇÇÇâ™i2s1i2s1-2ch-busP ìÄÄÄÄÄâši2s1-2ch-bus-bclk-offP ìÄÄÄÄÄsdio0sdio0-bus1 ìÈsdio0-bus4@ ìÈÈÈÈsdio0-cmd ìÈsdio0-clk ìÄsdio0-cd ìÈsdio0-pwr ìÈsdio0-bkpwr ìÈsdio0-wp ìÈsdio0-int ìÈsdmmcsdmmc-bus1 ìÈsdmmc-bus4@ ìÉ É É Éâ(sdmmc-clk ì Éâ$sdmmc-cmd ì Éâ%sdmmc-cd ìÄâ&sdmmc-wp ìÈsdmmc-cd-pin ì Èâ'suspendap-pwroff ìÄâÁddrio-pwroff ìÄspdifspdif-bus ìÄspdif-bus-1 ìÄspi0spi0-clk ìÈâQspi0-cs0 ìÈâTspi0-cs1 ìÈspi0-tx ìÈâRspi0-rx ìÈâSspi1spi1-clk ì ÈâUspi1-cs0 ì ÈâXspi1-rx ìÈâWspi1-tx ìÈâVspi1-sleep@ ì Ê ÊÊÊâYspi2spi2-clk ì ÈâZspi2-cs0 ì Èâ]spi2-rx ì Èâ\spi2-tx ì Èâ[spi3spi3-clk ìÈâ†spi3-cs0 ìÈâ‰spi3-rx ìÈâˆspi3-tx ìÈâ‡spi4spi4-clk ìÈâ_spi4-cs0 ìÈâbspi4-rx ìÈâaspi4-tx ìÈâ`spi5spi5-clk ìÈâdspi5-cs0 ìÈâgspi5-rx ìÈâfspi5-tx ìÈâetestclktest-clkout0 ìÄtest-clkout1 ìÄâDtest-clkout2 ìÄtsadcotp-pin ìÄânotp-out ìÄâouart0uart0-xfer ìÈÄâLuart0-cts ìÄuart0-rts ìÄuart1uart1-xfer ì È ÄâMuart2auart2a-xfer ìÈ Äuart2buart2b-xfer ìÈÄuart2cuart2c-xfer ìÈÄâNuart3uart3-xfer ìÈÄâOuart3-cts ìÄuart3-rts ìÄuart4uart4-xfer ìÈÄâŠuarthdcpuarthdcp-xfer ìÈÄpwm0pwm0-pin ìÄâpwm0-pin-pull-down ìÊvop0-pwm-pin ìÄvop1-pwm-pin ìÄpwm1pwm1-pin ìÄâ‘pwm1-pin-pull-down ìÊpwm2pwm2-pin ìÄâ’pwm2-pin-pull-down ìÊpwm3apwm3a-pin ìÄâ“pwm3bpwm3b-pin ìÄhdmihdmi-i2c-xfer ìÄÄhdmi-cec ìÄpciepci-clkreqn-cpm ìÄâpci-clkreqnb-cpm ìÄâ!pcfg-pull-none-8ma ¬ ¹âÉbacklight-enablebl-en ìÄâåcros-ecec-ap-int-l ìÈâhdiscrete-regulatorssd-io-pwr-en ìÄâÔsd-pwr-1800-sel ìÈâÕsd-slot-pwr-en ìÄâÓdisplay-rst-l ìÊâ¶ppvarp-lcd-en ìÄâàppvarn-lcd-en ìÄâßcodecheadset-int-l ìÈâŽmic-int ì Êmax98357asdmode-en ìÊâÖtouchscreentouch-int-l ìÊâ?touch-reset-l ì Êâ@trackpadap-i2c-tp-pu-en ì Ëtrackpad-int-l ìÈwifiwlan-module-reset-l ì Äbt-host-wake-l ìÄâ/bt-en-1v8-l ìÄââwlan-pd-1v8-l ìÄâãwlan-rf-kill-1v8-l ìÈâÃwifi-perst-l ìÄâwlan-host-wake-l ìÈwrite-protectap-fw-wp ì Äpcfg-pull-none-6ma ¬ ¹âÇcamerapp1250-dvdd ìÄâÝpp2800-avdd ìÄâáucam_rst ìÄâJwcam_rst ìÄâEdigitizerpen-int-odl ìÈâ<�pen-reset-l ì Äâ=dmicdmic-en ìÄâçpenpen-eject-odl ìÈâètpmh1-int-od-l ìÈâ^opp-table-0operating-points-v2 úâ opp00 Q– 5 œ@opp01 #ÃF –¨opp02 0£, øPopp03 <Ü » opp04 G†Œ à˜opp05 Tfr Èà +opp06 ZJ Œ0opp-table-1operating-points-v2 úâopp00 Q– 5 œ@opp01 #ÃF 5opp02 0£, –¨opp03 <Ü øPopp04 G†Œ » opp05 Tfr à˜opp06 _Ø"  +opp07 kIÒ Œ0opp08 x)¸ Ðopp-table-2operating-points-v2â¿opp00  ë 5opp01 ³Ü@ 5opp02 ׄ –¨opp03 Íe øPopp04 #ÃF Hopp05 /¯ g8opp-table-3operating-points-v2âopp00 ׄ » opp01 '²Z€ » opp02 /¯ » opp03 7P( »  +chosen 7serial2:115200n8ppvar-sysregulator-fixed Cppvar_sys R fâÌpp1200-lpddrregulator-fixed Cpp1200_lpddr R f xO€ O€ ¨Ìpp1800regulator-fixed Cpp1800 R f xw@ w@ ¨Ìâ pp3300regulator-fixed Cpp3300 R f x2Z  2Z  ¨Ìâpp5000regulator-fixed Cpp5000 R f xLK@ LK@ ¨Ìppvar-bigcpu-pwmpwm-regulator Cppvar_bigcpu_pwm ³Í  ¸Ì Ãd ×d R f x 5J ÓâÎppvar-bigcpuvctrl-regulator Cppvar_bigcpu x 5J Ó êÎ ö 5JÓ Bâppvar-litcpu-pwmpwm-regulator Cppvar_litcpu_pwm ³Ï  ¸Ì Ãd ×d R f x =J NâÐppvar-litcpuvctrl-regulator Cppvar_litcpu x =J N êÐ ö =JN €â ppvar-gpu-pwmpwm-regulator Cppvar_gpu_pwm ³Ñ  ¸Ì Ãd ×d R f x 3p ÇPâÒppvar-gpuvctrl-regulator Cppvar_gpu x 3p ÇP êÒ ö 3pÇP †âÀpp900-appp3000-sd-slotregulator-fixed Cpp3000_sd_slotïdefaultýÓ' :µ ¨â*ppvar-sd-card-ioregulator-gpio Cppvar_sd_card_ioïdefaultýÔÕ' >H éHSw@2Z  xw@ 2Z â+pp3300-trackpadap-rtc-clk fixed-clock€$xin32k7max98357amaxim,max98357aïdefaultýÖ ?L€¥okayâÙsoundrockchip,rk3399-gru-soundY×ØfÙÚÛÜpp1250-s3regulator-fixed Cpp1250_s3 R f xÐ Ð ¨ÌâÞpp1250-dvddregulator-fixed Cpp1250_dvddïdefaultýÝ' :Huè ¨ÞâGpp900-s0regulator-fixed Cpp900_s0 R f x »   »  ¨Ìâppvarn-lcdregulator-fixed Cppvarn_lcdïdefaultýß' :µ ¨Ìppvarp-lcdregulator-fixed Cppvarp_lcdïdefaultýà' :µ ¨Ìpp900-s3regulator-fixed Cpp900_s3 R f x »   »  ¨ pp2800-avddregulator-fixed Cpp2800_avddïdefaultýá' :Hud ¨âFbt-3v3regulator-fixed Cbt_3v3ïdefaultýâ' : ¨âäwlan-3v3regulator-fixed Cwlan_3v3ïdefaultýã' :†' ¨äâbacklightpwm-backlight >µïdefaultýå ³æB@â´dmic dmic-codec ¢µïdefaultýç¯úâÚgpio-keys gpio-keysïdefaultýèswitch-pen-insert ¿Pen Insert é)ÅÐá compatibleinterrupt-parent#address-cells#size-cellschassis-typemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusrockchip,pd-idle-nsrockchip,sr-idle-nsrockchip,sr-mc-gate-idle-nsrockchip,srpd-lite-idle-nsrockchip,standby-idle-nsrockchip,ddr3_odt_dis_freqrockchip,lpddr3_odt_dis_freqrockchip,lpddr4_odt_dis_freqrockchip,sr-mc-gate-idle-dis-freq-hzrockchip,srpd-lite-idle-dis-freq-hzrockchip,standby-idle-dis-freq-hzcenter-supplyinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiospinctrl-namespinctrl-0vpcie3v3-supplyvpcie1v8-supplyvpcie0v9-supplyinterrupt-controllermax-functionsnum-lanesrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblmax-frequencyfifo-depthassigned-clocksassigned-clock-ratesbus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobenon-removableextcondr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsi2c-scl-falling-time-nsi2c-scl-rising-time-nshid-descr-addrreset-gpiosavdd-supplydvdd-supplydovdd-supplydata-lanesreg-shiftreg-io-widthdmasdma-namespinctrl-1spi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countgoogle,usb-port-idkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymappolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplydlg,micbias-lvldlg,mic-amp-in-selVDD-supplyVDDMIC-supplyVDDIO-supplydlg,adc-1bit-rptdlg,btn-avgdlg,btn-cfgdlg,mic-det-thrdlg,jack-ins-debdlg,jack-det-ratedlg,jack-rem-debdlg,a-d-btn-thrdlg,d-b-btn-thrdlg,b-c-btn-thrdlg,c-mic-btn-thr#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiclock-masterbacklightenable-gpiospower-supplymali-supplygpio-controller#gpio-cellsgpio-line-namesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitctrl-supplyctrl-voltage-rangeregulator-settling-time-up-usenable-active-highgpiosdmode-gpiossdmode-delayrockchip,cpurockchip,codecstartup-delay-usregulator-enable-ramp-delaydmicen-gpioswakeup-delay-mslabellinux,codelinux,input-typewakeup-source