Ð
þíª:8žx(ž@!google,hana-rev7mediatek,mt8173+7Google Hanawl=laptopaliasesJ/soc/ovl@1400c000O/soc/ovl@1400d000T/soc/rdma@1400e000Z/soc/rdma@1400f000`/soc/rdma@14010000f/soc/wdma@14011000l/soc/wdma@14012000r/soc/color@14013000y/soc/color@14014000€/soc/split@14018000‡/soc/split@14019000Ž/soc/dpi@1401d000“/soc/dsi@1401b000˜/soc/dsi@1401c000/soc/rdma@14001000§/soc/rdma@14002000±/soc/rsz@14003000º/soc/rsz@14004000Ã/soc/rsz@14005000Ì/soc/wdma@14006000Ö/soc/wrot@14007000à/soc/wrot@14008000ê/soc/serial@11002000ò/soc/serial@11003000ú/soc/serial@11004000/soc/serial@11005000
/soc/mmc@11230000/soc/mmc@11240000/soc/mmc@11260000opp-table-0operating-points-v2$ opp-507000000,84À3
xopp-702000000,)׫€3
Úàopp-1001000000,;ª@3ÿØopp-1105000000,AÜö@3ehopp-1209000000,Hà@3Çopp-1300000000,M|m3 èopp-1508000000,YâA3ìopp-1703000000,e·À3*ˆopp-table-1operating-points-v2$opp-507000000,84À3¢`opp-702000000,)׫€3
:¸opp-1001000000,;ª@3%opp-1209000000,Hà@3Å@opp-1404000000,S¯W3]˜opp-1612000000,`+3¨opp-1807000000,k´¡À3èopp-2106000000,}‡€3*ˆcpus+cpu-mapcluster0core0Acore1Acluster1core0Acore1Acpu@0Ecpuarm,cortex-a53QUpscics‚œ
£cpuintermediate¯ ÃäÖ
$cpu@1Ecpuarm,cortex-a53QUpscics‚œ
£cpuintermediate¯ ÃäÖ
$cpu@100Ecpuarm,cortex-a72QUpscics‚œ£cpuintermediate¯ÃÖâ
$cpu@101Ecpuarm,cortex-a72QUpscics‚œ£cpuintermediate¯ÃÖâ
$idle-statesîpscicpu-sleep-0arm,idle-stateû¨-@>$pmu-a53arm,cortex-a53-pmuU `pmu-a72arm,cortex-a72-pmuU
`psci#arm,psci-1.0arm,psci-0.2arm,psci\smcs„„‡„oscillator0fixed-clockŽ›Œº€«clk26m$oscillator1fixed-clockŽ›}«clk32koscillator2fixed-clockŽ›«cpum_ckthermal-zonescpu-thermal¾èÔèâò”tripstrip-point0ê`ÐEpassivetrip-point1ýèÐEpassive$cpu-crit0† Ð Ecriticalcooling-mapsmap0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ/map1 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ/reserved-memory+<�vpu-dma-mem@b7000000shared-dma-poolQ·PCM$timerarm,armv8-timer0U
Tsoc+simple-bus<�clock-controller@10000000mediatek,mt8173-topckgenQŽ$power-controller@10001000 mediatek,mt8173-infracfgsysconQŽk$power-controller@10003000mediatek,mt8173-pericfgsysconQ0Žk$syscon@10005000%mediatek,mt8173-pctl-a-syscfgsysconQP$pinctrl@1000b000mediatek,mt8173-pinctrlQ°x©¾$U‘’“%ÏEC_INT_1V8SD_CD_LALC5514_IRQALC5650_IRQAP_FLASH_WP_LSFINSFCS0SFHOLDSFOUTSFCKWRAP_EVENT_S_EINT10PMU_INTI2S2_WS_ALC5650I2S2_BCK_ALC5650PWR_BTN_1V8DA9212_IRQIDDIGWATCHDOGCECHDMISCKHDMISDHTPLGMSDC3_DAT0MSDC3_DAT1MSDC3_DAT2MSDC3_DAT3MSDC3_CLKMSDC3_CMDUSB_C0_OC_FLAGBUSBA_OC1_LPS8640_1V2_ENABLETHERM_ALERT_NPANEL_LCD_POWER_ENANX7688_CHIP_PD_CEC_IN_RW_1V8ANX7688_1V_EN_CUSB_DP_HPD_CTPM_DAVINT_NMARVELL8897_IRQEN_USB_A0_PWRUSBA_A0_OC_LEN_PP3300_DX_EDPSOC_I2C2_1V8_SDA_400KSOC_I2C2_1V8_SCL_400KSOC_I2C0_1V8_SDA_400KSOC_I2C0_1V8_SCL_400KEMMC_ID1EMMC_ID0MEM_CONFIG3EMMC_ID2MEM_CONFIG1MEM_CONFIG2BRD_ID2MEM_CONFIG0BRD_ID0BRD_ID1EMMC_DAT0EMMC_DAT1EMMC_DAT2EMMC_DAT3EMMC_DAT4EMMC_DAT5EMMC_DAT6EMMC_DAT7EMMC_CLKEMMC_CMDEMMC_RCLKPLT_RST_LLID_OPEN_1V8_LAUDIO_SPI_MISO_RAC_OK_1V8SD_DATA0SD_DATA1SD_DATA2SD_DATA3SD_CLKSD_CMDPWRAP_SPI0_MIPWRAP_SPI0_MOPWRAP_SPI0_CKPWRAP_SPI0_CSNWIFI_PDNRTC32K_1V8DISP_PWM0TOUCHSCREEN_INT_LSRCLKENA0SRCLKENA1PS8640_MODE_CONFTOUCHSCREEN_RESET_RPLATFORM_PROCHOT_LPANEL_POWER_ENREC_MODE_LEC_FW_UPDATE_LACCEL2_INT_LHDMI_DP_INTACCELGYRO3_INT_LACCELGYRO4_INT_LSPI_EC_CLKSPI_EC_MISPI_EC_MOSPI_EC_CSNSOC_I2C3_1V8_SDA_400KSOC_I2C3_1V8_SCL_400KPS8640_SYSRSTN_1V8APIN_MAX98090_DOUT2TP_INT_1V8_L_RRST_USB_HUB_RBT_WAKE_LACCEL1_INT_LTABLET_MODE_LV_UP_IN_L_RV_DOWN_IN_L_RSOC_I2C1_1V8_SDA_1MSOC_I2C1_1V8_SCL_1MPS8640_PDN_1V8MAX98090_LRCLKMAX98090_BCLKMAX98090_MCLKAPOUT_MAX98090_DINAPIN_MAX98090_DOUTSOC_I2C4_1V8_SDA_400KSOC_I2C4_1V8_SCL_400K$xxx$Ppins1ßæói2c0$pins1ß-.i2c1$*pins1ß}~da9211_pinsßi2c2$+pins1ß+,i2c3$0pins1ßjki2c4pins1ß…†i2c6$3pins1ßdeaud_i2s2$cpins1߀‚ƒ
„óbl_fixed_pins$[pins1ß bt_wake_pinspins1ßwdisp_pwm0_pins$Npins1ßWgpio_keys_pins$\volume_pinsß{|tablet_mode_pinsßyhdmi_mux_pinspins1ß$pins2ßb'mmc0default$5pins_cmd_dat$ß9:;<=>?@Bpins_clkßAópins_rstßDmmc1default$9pins_cmd_datßIJKLNæ3fpins_clkßMó3pins_insertßpins_wpß*æmmc3default$=pins_datßæ3fpins_cmdßæ3fpins_clkßó3mmc0$6pins_cmd_dat$ß9:;<=>?@Bæ3epins_clkßA3óepins_dsßC3
óepins_rstßDmmc1$:pins_cmd_datßIJKLNæ3fpins_clkßM3ófmmc3$>pins_datßæ3fpins_cmdßæ3fpins_clkß3ófnor$/pins1ßæ3pins2ß3pins_clkß æ3panel_backlight_en_pins$Zpins1ß_panel_fixed_pins$]pins1ß)ps8640_pins$"pins1ß\sps8640_fixed_pins$^pins1ßrt5650_irq$!pins1ßósdio_fixed_3v3_pins$_pins1ßUspi1$,pins1ßpins_spißfghitrackpad_irq$1pins1ßuæusb$Epins1ße'wifi_wake_pinspins1ß&syscon@10006000)mediatek,mt8173-scpsyssysconsimple-mfdQ`power-controller!mediatek,mt8173-power-controller+B$4power-domain@0QœU£mmBpower-domain@1QœUX£mmvencBpower-domain@2QœU£mmBpower-domain@3QœU£mmBVpower-domain@4QœUi
£mmvencltBpower-domain@5QBpower-domain@6QBpower-domain@7Qœ£mfg+Bhpower-domain@8Q+Bpower-domain@9Q BVwatchdog@10007000(mediatek,mt8173-wdtmediatek,mt6589-wdtQp vdisabledtimer@10008000,mediatek,mt8173-timermediatek,mt6577-timerQ€Uœxpwrap@1000d000mediatek,mt8173-pwrapQÐ}pwrapU™‡Žpwrapœ
£spiwrappmicmediatek,mt6397+š©¾mt6397clockmediatek,mt6397-clkŽpinctrlmediatek,mt6397-pinctrlmt6397regulatormediatek,mt6397-regulatorbuck_vpca15®buck_vpca15Ãvpca15Ò
®`ê™p0Ô+$
buck_vpca7®buck_vpca7Ãvpca7Ò
®`ê™p0ÔCsbuck_vsramca15®buck_vsramca15
Ãvsramca15Ò
®`ê™p0Ôbuck_vsramca7®buck_vsramca7 Ãvsramca7Ò
®`ê™p0Ô$
buck_vcore®buck_vcoreÃvcoreÒ
®`ê™p0Ôbuck_vgpu
®buck_vgpuÃvgpuÒ
®`ê™p0ÔCsbuck_vdrm
®buck_vdrmÃvdrmÒO€ê\À0Ôbuck_vio18®buck_vio18Ãvio18Ò¸ ê6`0Ô$8ldo_vtcxo
®ldo_vtcxoÃvtcxoldo_va28 ®ldo_va28Ãva28ldo_vcama
®ldo_vcamaÃvcamaÒw@êw@CÚ$ ldo_vio28
®ldo_vio28Ãvio28ldo_vusb ®ldo_vusbÃvusb$Dldo_vmc®ldo_vmcÃvmcÒw@ê2Z CÚ$<�ldo_vmch ®ldo_vmchÃvmchÒ-ÆÀê2Z CÚ$;ldo_vemc3v3®ldo_vemc3v3 Ãvemc_3v3Ò-ÆÀê2Z CÚ$7ldo_vgp1 ®ldo_vgp1ÃvcamdÒw@êw@Cð$ldo_vgp2 ®ldo_vgp2ÃvcamioÒ2Z ê2Z CÚ$$ldo_vgp3 ®ldo_vgp3ÃvcamafÒw@êw@CÚ$@ldo_vgp4 ®ldo_vgp4Ãvgp4ÒO€ê2Z CÚldo_vgp5 ®ldo_vgp5Ãvgp5ÒO€ê-ÆÀCÚldo_vgp6 ®ldo_vgp6Ãvgp6Ò2Z ê2Z CÚ$2ldo_vibr ®ldo_vibrÃvibrÒÖ ê2Z CÚmt6397rtcmediatek,mt6397-rtccec@10013000mediatek,mt8173-cecQ0¼U§œ vokayvpu@10020000mediatek,mt8173-vpu Q}tcmcfg_regU¦œg£main_$Iintpol-controller@10200620.mediatek,mt8173-sysirqmediatek,mt6577-sysirq©¾Q $iommu@10205000mediatek,mt8173-m4uQ PU‹œ£bclkVm|$Hefuse@10206000mediatek,mt8173-efuseQ `+socinfo-data1@40Q@socinfo-data2@44QDcalib@528Q($.clock-controller@10209000mediatek,mt8173-apmixedsysQ Ž$hdmi-phy@10209100mediatek,mt8173-hdmi-phyQ ‘$œ£pll_ref«hdmitx_dig_cts‰˜Žªvokay$Qmailbox@10212000mediatek,mt8173-gceQ! U‡œ£gceµ$Fdsi-phy@10215000mediatek,mt8173-mipi-txQ!Pœ
«mipi_tx0_pllŽªvokay$Jdsi-phy@10216000mediatek,mt8173-mipi-txQ!`œ
«mipi_tx1_pllŽª vdisabled$Linterrupt-controller@10221000arm,gic-400¾©@Q"" "@ "` U $auxadc@11001000mediatek,mt8173-auxadcQœ£mainÁ$-serial@11002000*mediatek,mt8173-uartmediatek,mt6577-uartQ USœ$ £baudbusvokayserial@11003000*mediatek,mt8173-uartmediatek,mt6577-uartQ0UTœ% £baudbus vdisabledserial@11004000*mediatek,mt8173-uartmediatek,mt6577-uartQ@UUœ& £baudbus vdisabledserial@11005000*mediatek,mt8173-uartmediatek,mt6577-uartQPUVœ' £baudbus vdisabledi2c@11007000mediatek,mt8173-i2c Qpp€ULÓœ
£maindmaÝdefaultë+vokay›
@audio-codec@1arealtek,rt5650Qõ šÝdefaultë!6$`edp-bridge@8parade,ps8640QFVsÝdefaultë"b#o$ports+port@0Qendpoint|%$Kport@1Qendpoint|&$)aux-buspanel
edp-panelŒ'™(portendpoint|)$&i2c@11008000mediatek,mt8173-i2c Q€p€€UMÓœ
£maindmaÝdefaultë*+vokay›ã`da9211@68dlg,da9211QhšregulatorsBUCKAÃVBUCKAÒ
®`êý0£„€ºC#€'+$BUCKBÃVBUCKBÒ
®`êý0£„€º-ÆÀ'$i2c@11009000mediatek,mt8173-i2c Qp€UNÓœ
£maindmaÝdefaultë++vokaytpm@20infineon,slb9645ttQ Ñspi@1100a000mediatek,mt8173-spi+Q Unœ4\£parent-clksel-clkspi-clkvokayÝdefaultë,éec@0google,cros-ec-spiQý·šô,i2c-tunnel0google,cros-ec-i2c-tunnel:+sbs-battery@bsbs,sbs-batteryQL`keyboard-controllergoogle,cros-ec-keybu…
˜D²;<=>?@A B CD}0Y1
d"#(\V
|}) Ž+^a !%$' &
+,./-32*5 49
8lj6 githermal@1100b000¿mediatek,mt8173-thermalQ°UFœ
£thermauxadc‡Õ-åù.calibration-data
#$spi@1100d000mediatek,mt8173-norQÐà0\@œ!r£spisfaxi+vokayÝdefaultë/flash@0jedec,spi-norQýúð€i2c@11010000mediatek,mt8173-i2c Qp€€UOÓœ
£maindmaÝdefaultë0+vokay›€touchscreen@10elan,ekth3500QšXtouchscreen@34melfas,mip4_tsQ4šXtouchscreen@20
hid-over-i2cQ W šXtouchscreen@40
hid-over-i2cQ@WUXi2c@11011000mediatek,mt8173-i2c Qp€UPÓœ
£maindmaÝdefaultë1+vokay›€trackpad@15elan,ekth3000šuQf2,trackpad@2c
hid-over-i2cšuQ,W ,i2c@11012000mediatek,mt8173-hdmi-ddcUQQ œ£ddc-i2c$di2c@11013000mediatek,mt8173-i2c Q0p€€URÓœ#
£maindmaÝdefaultë3+ vdisabledaudio-controller@11220000mediatek,mt8173-afe-pcmQ"U†q4Pœdey…†‡ˆ‰b£infra_sys_audio_clktop_pdn_audiotop_pdn_aud_intbusbck0bck1i2s0_mi2s1_mi2s2_mi2s3_mi2s3_b0mn@$bmmc@11230000mediatek,mt8173-mmcQ#UGœ_£sourcehclkvokayÝdefaultstate_uhsë56‰ë“¥´ÃÔ@ã @7 L80`@& Ymmc@11240000mediatek,mt8173-mmcQ$UHœR£sourcehclkvokayÝdefaultstate_uhsë9:‰ë g x … “ @; L<� œ*mmc@11250000mediatek,mt8173-mmcQ%UIœR£sourcehclk vdisabledmmc@11260000mediatek,mt8173-mmcQ&UJœu£sourcehclkvokayÝdefaultstate_uhsë=>‰ë g x … ¥, » @? L@ Y È+btmrvl@2marvell,sd8897-btQšw Û
îdmwifiex@1marvell,sd8897Qš& Ûusb@11271000#mediatek,mt8173-mtu3mediatek,mtu3 Q'0( }macippcU@
ABCq4œ^£sys_ckref_ck
+<�vokay
host,
(Dusb@11270000'mediatek,mt8173-xhcimediatek,mtk-xhciQ'}macUsq4œ^£sys_ckref_ckvokayÝdefaultëE
(Dt-phy@11290000mediatek,mt8173-u3phyQ)+<�vokayusb-phy@11290800Q)œ£refªvokay$Ausb-phy@11290900Q) œ£refªvokay$Busb-phy@11291000Q)œ£refªvokay$Csyscon@14000000mediatek,mt8173-mmsyssysconQq40U
6ׄŽk
KFF
RF$Grdma@14001000-mediatek,mt8173-mdp-rdmamediatek,mt8173-mdpQœGGq4
jH
qIrdma@14002000mediatek,mt8173-mdp-rdmaQ œGGq4
jH„rsz@14003000mediatek,mt8173-mdp-rszQ0œGq4rsz@14004000mediatek,mt8173-mdp-rszQ@œGq4rsz@14005000mediatek,mt8173-mdp-rszQPœGq4wdma@14006000mediatek,mt8173-mdp-wdmaQ`œGq4
jHwrot@14007000mediatek,mt8173-mdp-wrotQpœGq4
jHwrot@14008000mediatek,mt8173-mdp-wrotQ€œG
q4
jH…ovl@1400c000mediatek,mt8173-disp-ovlQÀU´q4œG
jH
RFÀovl@1400d000mediatek,mt8173-disp-ovlQÐUµq4œG
jH€
RFÐrdma@1400e000mediatek,mt8173-disp-rdmaQàU¶q4œG
jH
RFàrdma@1400f000mediatek,mt8173-disp-rdmaQðU·q4œG
jH
RFðrdma@14010000mediatek,mt8173-disp-rdmaQU¸q4œG
jH‚
RFwdma@14011000mediatek,mt8173-disp-wdmaQU¹q4œG
jH
RFwdma@14012000mediatek,mt8173-disp-wdmaQ Uºq4œG
jHƒ
RF color@14013000mediatek,mt8173-disp-colorQ0U»q4œG
RF0color@14014000mediatek,mt8173-disp-colorQ@U¼q4œG
RF@aal@14015000mediatek,mt8173-disp-aalQPU½q4œG
RFPgamma@14016000mediatek,mt8173-disp-gammaQ`U¾q4œG
RF`merge@14017000mediatek,mt8173-disp-mergeQpq4œGsplit@14018000mediatek,mt8173-disp-splitQ€q4œGsplit@14019000mediatek,mt8173-disp-splitQq4œGufoe@1401a000mediatek,mt8173-disp-ufoeQ U¿q4œG
RF dsi@1401b000mediatek,mt8173-dsiQ°UÀq4œG$G%J£enginedigitalhs‡G
J
~dphyvokayportsportendpoint|K$%dsi@1401c000mediatek,mt8173-dsiQÀUÁq4œG&G'L£enginedigitalhs
L
~dphy vdisableddpi@1401d000mediatek,mt8173-dpiQÐUÂq4œG(G)£pixelenginepllvokayportendpoint|M$Rpwm@1401e0002mediatek,mt8173-disp-pwmmediatek,mt6595-disp-pwmQà
ˆœG!G £mainmmvokayÝdefaultëN$Xpwm@1401f0002mediatek,mt8173-disp-pwmmediatek,mt6595-disp-pwmQð
ˆœG#G"£mainmm vdisabledmutex@14020000mediatek,mt8173-disp-mutexQU©q4œG
RF
“56larb@14021000mediatek,mt8173-smi-larbQ
§Oq4œGG£apbsmi$smi@14022000mediatek,mt8173-smi-commonQ q4œGG£apbsmi$Ood@14023000mediatek,mt8173-disp-odQ0œG
RF0hdmi@14025000mediatek,mt8173-hdmiQPUÎ œG,G-G.G/£pixelpllbclkspdifÝdefaultëP
Q
~hdmi
´G 0s@Qvokay$aports+port@0Qendpoint|R$Mport@1Qendpoint|S$elarb@14027000mediatek,mt8173-smi-larbQp
§Oq4œG2G2£apbsmi$clock-controller@15000000mediatek,mt8173-imgsyssysconQŽ$Tlarb@15001000mediatek,mt8173-smi-larbQ
§Oq4œTT£apbsmi$clock-controller@16000000mediatek,mt8173-vdecsyssysconQŽ$Uvcodec@16020000mediatek,mt8173-vcodec-dec°Q 0@Phpx„(}miscldtopcmadavpphwdhwqhwbhwgUÌ@
jH H!H%H&H'H"H#H$
qI
ÉUq4@œ
>lWMiNZ£vcodecpllunivpll_d2clk_cci400_selvdec_selvdecpllvencpllvenc_lt_selvdec_bus_clk_src(0ilW
@N>M
6XU†€/¯larb@16010000mediatek,mt8173-smi-larbQ
§Oq4œUU£apbsmi$clock-controller@18000000mediatek,mt8173-vencsyssysconQŽ$Vlarb@18001000mediatek,mt8173-smi-larbQ
§Oq4œVV£apbsmi$vcodec@18002000mediatek,mt8173-vcodec-encQ UÆX
jH`HaHbHcHdHiHjHkHlHmHn
qIœX £venc_sel0X@Mq4jpegdec@18004000mediatek,mt8173-jpgdecQ@UËœVV£jpgdec-smijpgdecq4
jHgHhclock-controller@19000000!mediatek,mt8173-vencltsyssysconQŽ$Wlarb@19001000mediatek,mt8173-smi-larbQ
§Oq4œWW£apbsmi$vcodec@19002000mediatek,mt8173-vcodec-enc-vp8Q UÊH
jH H¡H¤H¨H§H¥H¦H¢H£
qIœi£venc_lt_sel0i@Nq4memory@40000000EmemoryQ@€backlightpwm-backlight
ÚXB@ŒY
ß_ÝdefaultëZvokay$(fixedregulator2regulator-fixed Ãbl_fixedÒw@êw@
ìè
ý Ýdefaultë[$Ychosenserial0:115200n8gpio-keys
gpio-keysÝdefaultë\switch-lid!LidPE'2,switch-power!PowerP'tC,regulator1regulator-fixed
ÃPANEL_3V3Ò2Z ê2Z
ýUg¡ )Ýdefaultë]$'regulator2regulator-fixedÃPS8640_1V2ÒO€êO€CÐ
ýUÝdefaultë^$#fixedregulator0regulator-fixedÃ3V3Ò2Z ê2Z UÝdefaultë_$?soundmediatek,mt8173-rt5650w`aŒbÝdefaultëcžcodec-capture¬`connectorhdmi-connector!hdmiEa¶dportendpoint|e$Swatchdogarm,smc-wdt compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl1rdma0rdma1rdma2wdma0wdma1color0color1split0split1dpi0dsi0dsi1mdp-rdma0mdp-rdma1mdp-rsz0mdp-rsz1mdp-rsz2mdp-wdma0mdp-wrot0mdp-wrot1serial0serial1serial2serial3mmc0mmc1mmc2opp-sharedphandleopp-hzopp-microvoltcpudevice_typeregenable-methodcpu-idle-states#cooling-cellsdynamic-power-coefficientclocksclock-namesoperating-points-v2capacity-dmips-mhzproc-supplysram-supplyentry-methodlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paraminterruptsinterrupt-affinitycpu_suspendcpu_offcpu_on#clock-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionrangesalignmentno-maparm,no-tick-in-suspend#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-line-namespinmuxinput-enablebias-pull-downbias-disablebias-pull-upoutput-lowoutput-highdrive-strength#power-domain-cellsmediatek,infracfgdomain-supplystatusreg-namesresetsreset-namesinterrupts-extendedregulator-compatibleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-allowed-modesregulator-enable-ramp-delaymemory-regionmediatek,larbs#iommu-cellsmediatek,ibiasmediatek,ibias_up#phy-cells#mbox-cells#io-channel-cellsclock-divpinctrl-namespinctrl-0avdd-supplycpvdd-supply#sound-dai-cellsrealtek,dmic1-data-pinrealtek,jd-modepowerdown-gpiosreset-gpiosvdd12-supplyvdd33-supplyremote-endpointpower-supplybacklightregulator-min-microampregulator-max-microamppowered-while-suspendedmediatek,pad-selectspi-max-frequencygoogle,cros-ec-spi-msg-delaywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymap#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesbank0-supplybank1-supplyassigned-clocksassigned-clock-parentshid-descr-addrvcc-supplypower-domainspinctrl-1bus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-reseths400-ds-delaymediatek,hs200-cmd-int-delaymediatek,hs400-cmd-int-delaymediatek,hs400-cmd-resp-sel-risingvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104cd-gpioswp-gpioskeep-power-in-suspendcap-sdio-irqcap-power-off-cardmarvell,wakeup-pinmarvell,wakeup-gap-msphysmediatek,syscon-wakeupdr_modevusb33-supplyassigned-clock-ratesmboxesmediatek,gce-client-regiommusmediatek,vpuphy-names#pwm-cellsmediatek,gce-eventsmediatek,smimediatek,syscon-hdmimediatek,vdecsyspwmsenable-gpiosstartup-delay-usenable-active-highgpiostdout-pathlabellinux,codelinux,input-typedebounce-intervalregulator-boot-onoff-on-delay-usmediatek,audio-codecmediatek,platformmediatek,mclksound-daiddc-i2c-bus