Ð þíø•8ë\( 9ë$2radxa,rockpi4b-plusradxa,rockpi4rockchip,rk3399 +7Radxa ROCK Pi 4B+aliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe330000Ý/mmc@fe320000â/mmc@fe310000cpus+cpu-mapcluster0core0çcore1çcore2çcore3çcluster1core0çcore1çcpu@0ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ð äcpu@1ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ð äcpu@2ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ð äcpu@3ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ð äcpu@100ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÐäthermal-idle#ì'øôcpu@101ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÐäthermal-idle#ì'øôl2-cache-cluster0cache^k@}ä l2-cache-cluster1cache^k@}äidle-states"pscicpu-sleeparm,idle-state/@Wxøúh„ä cluster-sleeparm,idle-state/@WøôhÐä display-subsystemrockchip,display-subsystemymemory-controllerrockchip,rk3399-dmcŒ¨›dmc_clk §disabledÐpmu_a53arm,cortex-a53-pmu®pmu_a72arm,cortex-a72-pmu®psci arm,psci-1.0smctimerarm,armv8-timer@®   ¹xin24m fixed-clockÐn6àxin24móä™pcie@f8000000rockchip,rk3399-pcie ÷øýaxi-baseapb-baseëpci+ ' ÅÄG ›aclkaclk-perfhclkpm0®1231syslegacyclientA`Tbq y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ˆ‚úúàûàûà8‚ƒ„…†€(–coremgmtmgmt-stickypipepmpclkaclk§okay ¢«µ¿defaultÍÝíinterrupt-controllerý äpcie-ep@f8000000rockchip,rk3399-pcie-ep ÷ýúapb-basemem-base ÅÄG ›aclkaclk-perfhclkpm«8‚ƒ„…†€(–coremgmtmgmt-stickypipepmpclkaclk y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3 ¿defaultµ §disabledethernet@fe300000rockchip,rk3399-gmac÷þ0® 1macirq8ighfjÕfM›stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac> ‰ –stmmacethL!Y§okayd¦t"‹input˜#£rgmii¿defaultµ$ ¬%¼ Ò'ÃPç(ðmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ1@®@ùðÑ€ îMœ›biuciuciu-driveciu-sample> y–reset§okay+Ðúð€):P&[¿default µ'()iwifi@1brcm,bcm4329-fmac÷ *® 1host-wake¿defaultµ+mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ2@®AùðÑ€dÍw ë ÎLš››biuciuciu-driveciu-sample> z–reset§okayŒ) ž*§¿defaultµ,-./mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1÷þ3® ²!dNw ëÂNð›clk_xinclk_ahbàemmc_cardclockóy0 ~phy_arasan> ȧokayùðÑ€Ùè[äusb@fe380000 generic-ehci÷þ8®ÈÉ1y2~usb§okayusb@fe3a0000 generic-ohci÷þ:®ÈÉ1y2~usb§okayusb@fe3c0000 generic-ehci÷þ<�®ÊË3y4~usb§okayusb@fe3e0000 generic-ohci÷þ>® ÊË3y4~usb§okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell÷þCM ›apb_pclkçdebug@fe432000&arm,coresight-cpu-debugarm,primecell÷þC M ›apb_pclkçdebug@fe434000&arm,coresight-cpu-debugarm,primecell÷þC@M ›apb_pclkçdebug@fe436000&arm,coresight-cpu-debugarm,primecell÷þC`M ›apb_pclkçdebug@fe610000&arm,coresight-cpu-debugarm,primecell÷þaL ›apb_pclkçdebug@fe710000&arm,coresight-cpu-debugarm,primecell÷þqL ›apb_pclkçusb@fe800000rockchip,rk3399-dwc3+ˆ0ƒöøôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk% –usb3-otg§okayusb@fe800000 snps,dwc3÷þ€®iöƒ›refbus_earlysuspendhosty56~usb2-phyusb3-phy  utmi_wide+Le†> §okayusb@fe900000rockchip,rk3399-dwc3+ˆ0‚„÷øôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk& –usb3-otg§okayusb@fe900000 snps,dwc3÷þ®n‚÷„›refbus_earlysuspendhosty78~usb2-phyusb3-phy  utmi_wide+Le†> §okaydp@fec00000rockchip,rk3399-cdn-dp÷þÀ® dr¡wõá ë ru¡o›core-clkpclkspdifgrfy9:>  HJý–spdifdptxapbcoreL!¨ §disabledportsport+endpoint@0÷¹;ä¯endpoint@1÷¹<�ä©interrupt-controller@fee00000 arm,gic-v3 +ˆýP÷þàþð ÿðÿñÿò® ämsi-controller@fee20000arm,gic-v3-itsÉØ÷þâäppi-partitionsinterrupt-partition-0ãäinterrupt-partition-1ãäsaradc@ff100000rockchip,rk3399-saradc÷ÿ®>ìPe›saradcapb_pclkÔ –saradc-apb§okayþcrypto@ff8b0000rockchip,rk3399-crypto÷ÿ‹@®ÐÒ…›hclk_masterhclk_slavesclkµ®¯–masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto÷ÿ‹€@®‡ÑÓ†›hclk_masterhclk_slavesclkº¸¹–masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c÷ÿdAw ëÂAU ›i2cpclk®;¿defaultµ=+§okay ,!codec@11everest,es8316÷Y›mclk¨µ>?¿default @®portendpoint¹Aä¢i2c@ff120000rockchip,rk3399-i2c÷ÿdBw ëÂBV ›i2cpclk®#¿defaultµB+ §disabledi2c@ff130000rockchip,rk3399-i2c÷ÿdCw ëÂCW ›i2cpclk®"¿defaultµC+§okay Â!ä¸i2c@ff140000rockchip,rk3399-i2c÷ÿdDw ëÂDX ›i2cpclk®&¿defaultµD+ §disabledi2c@ff150000rockchip,rk3399-i2c÷ÿdEw ëÂEY ›i2cpclk®%¿defaultµE+ §disabledi2c@ff160000rockchip,rk3399-i2c÷ÿdFw ëÂFZ ›i2cpclk®$¿defaultµF+ §disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿQ`›baudclkapb_pclk®c9C¿default µGHI§okaybluetoothbrcm,bcm4345c5J›lpo PK d* v* …ã`¿default µLMNO›serial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿRa›baudclkapb_pclk®b9C¿defaultµP §disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿSb›baudclkapb_pclk®d9C¿defaultµQ§okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿTc›baudclkapb_pclk®e9C¿defaultµR §disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿG[›spiclkapb_pclk®D¨S S ­txrx¿defaultµTUVW+ §disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿH\›spiclkapb_pclk®5¨S S ­txrx¿defaultµXYZ[+ §disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿI]›spiclkapb_pclk®4¨SS­txrx¿defaultµ\]^_+ §disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿJ^›spiclkapb_pclk®C¨SS­txrx¿defaultµ`abc+ §disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ K_›spiclkapb_pclk®„¨dd ­txrx¿defaultµefgh> + §disabledthermal-zonescpu-thermal·dÍèÛitripscpu_alert0ëp÷Ðòpassiveäjcpu_alert1ë$ø÷Ðòpassiveäkcpu_critës÷Ð òcriticalcooling-mapsmap0jÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1kHÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal·dÍèÛitripsgpu_alert0ë$ø÷Ðòpassiveälgpu_critës÷Ð òcriticalcooling-mapsmap0l mÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc÷ÿ&®adOw q°Od›tsadcapb_pclkè –tsadc-apbL!s¿initdefaultsleepµn-o7nA§okayWnäiqos@ffa58000rockchip,rk3399-qossyscon÷ÿ¥€ äwqos@ffa5c000rockchip,rk3399-qossyscon÷ÿ¥À äxqos@ffa60080rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon÷ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon÷ÿ§ ä{qos@ffa70080rockchip,rk3399-qossyscon÷ÿ§€ ä|qos@ffa74000rockchip,rk3399-qossyscon÷ÿ§@ äyqos@ffa76000rockchip,rk3399-qossyscon÷ÿ§` äzqos@ffa90000rockchip,rk3399-qossyscon÷ÿ© ä}qos@ffa98000rockchip,rk3399-qossyscon÷ÿ©€ äpqos@ffaa0000rockchip,rk3399-qossyscon÷ÿª ä~qos@ffaa0080rockchip,rk3399-qossyscon÷ÿª€ äqos@ffaa8000rockchip,rk3399-qossyscon÷ÿª€ ä€qos@ffaa8080rockchip,rk3399-qossyscon÷ÿª€€ äqos@ffab0000rockchip,rk3399-qossyscon÷ÿ« äqqos@ffab0080rockchip,rk3399-qossyscon÷ÿ«€ ärqos@ffab8000rockchip,rk3399-qossyscon÷ÿ«€ äsqos@ffac0000rockchip,rk3399-qossyscon÷ÿ¬ ätqos@ffac0080rockchip,rk3399-qossyscon÷ÿ¬€ äuqos@ffac8000rockchip,rk3399-qossyscon÷ÿ¬€ ä‚qos@ffac8080rockchip,rk3399-qossyscon÷ÿ¬€€ äƒqos@ffad0000rockchip,rk3399-qossyscon÷ÿ­ ä„qos@ffad8080rockchip,rk3399-qossyscon÷ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon÷ÿ® ävpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd÷ÿ1power-controller!rockchip,rk3399-power-controller‰+ä power-domain@34÷"áݝp‰power-domain@33÷!Üåqr‰power-domain@31÷ëês‰power-domain@32÷  í쟞tu‰power-domain@35÷#Нv‰power-domain@25÷l‰power-domain@23÷ðw‰power-domain@22÷Õfx‰power-domain@27÷ÎLy‰power-domain@28÷îz‰power-domain@8÷~}‰power-domain@9÷ €‰power-domain@24÷ô{|‰power-domain@15÷‰+power-domain@21÷Þçr}‰power-domain@19÷åߝ~‰power-domain@20÷æà€‰power-domain@16÷‰+power-domain@17÷Ùٝ‚ƒ‰power-domain@18÷Û۝„‰syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd÷ÿ2äio-domains&rockchip,rk3399-pmu-io-voltage-domain§okay¤…spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ5††›spiclkapb_pclk®<�¿defaultµ‡ˆ‰Š+ §disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿ7††"›baudclkapb_pclk®f9C¿defaultµ‹ §disabledi2c@ff3c0000rockchip,rk3399-i2c÷ÿ<�d† w ë† † ›i2cpclk®9¿defaultµŒ+§okayЀ ¨!pmic@1brockchip,rk808÷ @®óàxin32krk808-clkout2¿defaultµ³ÔâŽîŽúŽ Ž Ž Ž *O 6Ž BŽ OŽ \O›äJregulatorsDCDC_REG1 ivdd_center x Œ ž q° ¶™p Îqregulator-state-mem ãDCDC_REG2 ivdd_cpu_l x Œ ž q° ¶™p Îqä regulator-state-mem ãDCDC_REG3 ivcc_ddr x Œregulator-state-mem üDCDC_REG4 ivcc_1v8 x Œ žw@ ¶w@äregulator-state-mem ü w@LDO_REG1 ivcca1v8_codec x Œ žw@ ¶w@äšregulator-state-mem ãLDO_REG2 ivcca1v8_hdmi x Œ žw@ ¶w@ä·regulator-state-mem ãLDO_REG3 ivcca_1v8 x Œ žw@ ¶w@regulator-state-mem ü w@LDO_REG4 ivcc_sdio x Œ ž-ÆÀ ¶-ÆÀä›regulator-state-mem ü -ÆÀLDO_REG5 ivcca3v0_codec x Œ ž-ÆÀ ¶-ÆÀregulator-state-mem ãLDO_REG6 ivcc_1v5 x Œ žã` ¶ã`regulator-state-mem ü ã`LDO_REG7 ivcca0v9_hdmi x Œ ž »  ¶ » ä¶regulator-state-mem ãLDO_REG8 ivcc_3v0 x Œ ž-ÆÀ ¶-ÆÀä…regulator-state-mem ü -ÆÀSWITCH_REG1 ivcc_cam x Œregulator-state-mem ãSWITCH_REG2 ivcc_mipi x Œregulator-state-mem ãregulator@40silergy,syr827÷@ 0¿defaultµ ivdd_cpu_b ž ß4 ¶ã` Îè x Œ MŽäregulator-state-mem ãregulator@41silergy,syr828÷A 0¿defaultµ ivdd_gpu ž ß4 ¶ã` Îè x Œ MŽäÃregulator-state-mem ãi2c@ff3d0000rockchip,rk3399-i2c÷ÿ=d† w ë† † ›i2cpclk®8¿defaultµ‘+§okay X!i2c@ff3e0000rockchip,rk3399-i2c÷ÿ>d† w ë† † ›i2cpclk®:¿defaultµ’+ §disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB X¿defaultµ“† §disabledpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB X¿defaultµ”† §disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB  X¿defaultµ•†§okayäÕpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB0 X¿defaultµ–† §disableddfi@ff630000÷ÿc@rockchip,rk3399-dfi®ƒy ›pclk_ddr_monävideo-codec@ff650000rockchip,rk3399-vpu÷ÿe ®rq 1vepuvdpuëê ›aclkhclk c—> iommu@ff650800rockchip,iommu÷ÿe@®sëê ›aclkiface j> ä—video-codec@ff660000rockchip,rk3399-vdec÷ÿf€®t í쟞›axiahbcabaccore c˜> iommu@ff660480rockchip,iommu ÷ÿf€@ÿfÀ@®uíì ›aclkiface>  jä˜iommu@ff670800rockchip,iommu÷ÿg@®*áÝ ›aclkiface j §disabledrga@ff680000rockchip,rk3399-rga÷ÿh®7Üåm›aclkhclksclkjgi –coreaxiahb> !efuse@ff690000rockchip,rk3399-efuse÷ÿi€+} ›pclk_efusecpu-id@7÷cpu-leakage@17÷gpu-leakage@18÷center-leakage@19÷cpu-leakage@1a÷logic-leakage@1b÷wafer-info@1c÷dma-controller@ff6d0000arm,pl330arm,primecell÷ÿm@ ® w ‚Ó ›apb_pclkäddma-controller@ff6e0000arm,pl330arm,primecell÷ÿn@ ® w ‚Ô ›apb_pclkäSclock-controller@ff750000rockchip,rk3399-pmucru÷ÿu™›xin24mLó ™d†w(Jñä†clock-controller@ff760000rockchip,rk3399-cru÷ÿv™›xin24mL!ó ™ˆdÀÀ@ÂÁBÉÂCãÞxíDw#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄäsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd÷ÿw+ä!io-domains"rockchip,rk3399-io-voltage-domain§okay ¦š ³… À… Лmipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o›dphy-refdphy-cfggrf>  Ý §disabledä±usb2phy@e450rockchip,rk3399-usb2phy÷äP{›phyclkóàclk_usbphy0_480m§okayä1host-port Ý® 1linestate§okay˜œä2otg-port Ý0®ghj1otg-bvalidotg-idlinestate§okayä5usb2phy@e460rockchip,rk3399-usb2phy÷ä`|›phyclkóàclk_usbphy1_480m§okayä3host-port Ý® 1linestate§okay˜œä4otg-port Ý0®lmo1otg-bvalidotg-idlinestate§okayä7phy@f780rockchip,rk3399-emmc-phy÷÷€$›emmcclk è2 ݧokay üä0pcie-phyrockchip,rk3399-pcie-phyŠ›refclk ݏ‡–phy§okayäphy@ff7c0000rockchip,rk3399-typec-phy÷ÿ|~}›tcpdcoretcpdphy-refd~wúð€> •”L–uphyuphy-pipeuphy-tcphyL!§okaydp-port Ýä9usb3-port Ýä6phy@ff800000rockchip,rk3399-typec-phy÷ÿ€€›tcpdcoretcpdphy-refd€wúð€> œM–uphyuphy-pipeuphy-tcphyL!§okaydp-port Ýä:usb3-port Ýä8watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt÷ÿ„€|®xrktimer@ff850000rockchip,rk3399-timer÷ÿ…®QhZ ›pclktimerspdif@ff870000rockchip,rk3399-spdif÷ÿ‡®B¨d­tx ›mclkhclkU׿defaultµž> ¨ §disabledportäÏendpoint¹ŸäÐi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿˆL!®'¨dd­txrx›i2s_clki2s_hclkVÔ¿bclk_onbclk_offµ -¡> ¨§okay  6portäÎendpoint Qi2s \¹¢äAi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿ‰®(¨dd­txrx›i2s_clki2s_hclkWÕ¿defaultµ£> ¨ §disabled 6 i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿŠ®)¨dd­txrx›i2s_clki2s_hclkXÖ> ¨§okayä´vop@ff8f0000rockchip,rk3399-vop-lit ÷ÿ ÿ ®wdÛÛwׄõáÛµÛ›aclk_vopdclk_vophclk_vop c¤>  –axiahbdclk§okayport+äendpoint@0÷¹¥ä½endpoint@1÷¹¦äÂendpoint@2÷¹§ä»endpoint@3÷¹¨ä¿endpoint@4÷¹©ä<�iommu@ff8f3f00rockchip,iommu÷ÿ?®wÛÛ ›aclkiface>  j§okayä¤vop@ff900000rockchip,rk3399-vop-big ÷ÿ ÿ ®vdÙÙwׄõáÙ´Ù›aclk_vopdclk_vophclk_vop cª>  –axiahbdclk§okayport+äendpoint@0÷¹«äÁendpoint@1÷¹¬ä¼endpoint@2÷¹­äºendpoint@3÷¹®ä¾endpoint@4÷¹¯ä;iommu@ff903f00rockchip,iommu÷ÿ?®vÙÙ ›aclkiface>  j§okayäªisp0@ff910000rockchip,rk3399-cif-isp÷ÿ‘@®+néã›ispaclkhclk c°y±~dphy>  §disabledports+port@0÷+iommu@ff914000rockchip,iommu ÷ÿ‘@ÿ‘P®+éã ›aclkiface j>  dä°isp1@ff920000rockchip,rk3399-cif-isp÷ÿ’@®,oêä›ispaclkhclk c²y³~dphy>  §disabledports+port@0÷+iommu@ff924000rockchip,iommu ÷ÿ’@ÿ’P®,êä ›aclkiface j>  dä²hdmi-soundsimple-audio-card i2s ˜ ²hdmi-sound§okaysimple-audio-card,cpu É´simple-audio-card,codec ɵhdmi@ff940000rockchip,rk3399-dw-hdmi÷ÿ”C®(tqpo›iahbisfrcecgrfref> L!¨§okay Ó¶ ã· ó¸¿defaultµ¹äµports+port@0÷+endpoint@0÷¹ºä­endpoint@1÷¹»ä§port@1÷dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€®- ¢p£o›refpclkphy_cfggrf> û–apbL!+ §disabledports+port@0÷+endpoint@0÷¹¼ä¬endpoint@1÷¹½ä¥port@1÷dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€€®. ¢q¤o›refpclkphy_cfggrf> ü–apbL!+ Ý §disabledä³ports+port@0÷+endpoint@0÷¹¾ä®endpoint@1÷¹¿ä¨port@1÷dp@ff970000rockchip,rk3399-edp÷ÿ—€® jlo ›dppclkgrf¿defaultµÀ> –dpL! §disabledports+port@0÷+endpoint@0÷¹Áä«endpoint@1÷¹Âä¦port@1÷gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860÷ÿš0® 1jobmmugpuÐ#2 P> #§okay ÿÃÐÄämpinctrlrockchip,rk3399-pinctrlL!+ˆgpio@ff720000rockchip,gpio-bank÷ÿr†®  ý ä*gpio@ff730000rockchip,gpio-bank÷ÿs†®  ý ä@gpio@ff780000rockchip,gpio-bank÷ÿxP®  ý äKgpio@ff788000rockchip,gpio-bank÷ÿx€Q®  ý ä%gpio@ff790000rockchip,gpio-bank÷ÿyR®  ý äpcfg-pull-up 'äÈpcfg-pull-down 4äËpcfg-pull-none CäÅpcfg-pull-none-12ma C P äÇpcfg-pull-none-13ma C P äÆpcfg-pull-none-18ma C Ppcfg-pull-none-20ma C PäÊpcfg-pull-up-2ma ' Ppcfg-pull-up-8ma ' Ppcfg-pull-up-18ma ' Ppcfg-pull-up-20ma ' PäÉpcfg-pull-down-4ma 4 Ppcfg-pull-down-8ma 4 Ppcfg-pull-down-12ma 4 P pcfg-pull-down-18ma 4 Ppcfg-pull-down-20ma 4 Ppcfg-output-high _pcfg-output-low kpcfg-input-enable vpcfg-input-pull-up v 'pcfg-input-pull-down v 4clockclk-32k ƒÅcifcif-clkin ƒ Åcif-clkouta ƒ Åedpedp-hpd ƒÅäÀgmacrgmii-pinsð ƒÆÅ Å Æ Å ÅÅÅÅÆÆÅÅÆÆä$rmii-pins  ƒ Å Æ Å Å ÅÅÅÅÆÆi2c0i2c0-xfer ƒÅÅäŒi2c1i2c1-xfer ƒÅÅä=i2c2i2c2-xfer ƒÇÇäBi2c3i2c3-xfer ƒÅÅäCi2c4i2c4-xfer ƒ Å Åä‘i2c5i2c5-xfer ƒ Å ÅäDi2c6i2c6-xfer ƒ Å ÅäEi2c7i2c7-xfer ƒÅÅäFi2c8i2c8-xfer ƒÅÅä’i2s0i2s0-2ch-bus` ƒÅÅÅÅÅÅä i2s0-2ch-bus-bclk-off` ƒÅÅÅÅÅÅä¡i2s0-8ch-bus ƒÅÅÅÅÅÅÅÅÅi2s0-8ch-bus-bclk-off ƒÅÅÅÅÅÅÅÅÅi2s1i2s1-2ch-busP ƒÅÅÅÅÅä£i2s1-2ch-bus-bclk-offP ƒÅÅÅÅÅsdio0sdio0-bus1 ƒÈsdio0-bus4@ ƒÉÉÉÉä'sdio0-cmd ƒÉä(sdio0-clk ƒÊä)sdio0-cd ƒÈsdio0-pwr ƒÈsdio0-bkpwr ƒÈsdio0-wp ƒÈsdio0-int ƒÈsdmmcsdmmc-bus1 ƒÈsdmmc-bus4@ ƒÈ È È Èä/sdmmc-clk ƒ Åä,sdmmc-cmd ƒ Èä.sdmmc-cd ƒÈä-sdmmc-wp ƒÈsuspendap-pwroff ƒÅddrio-pwroff ƒÅspdifspdif-bus ƒÅäžspdif-bus-1 ƒÅspi0spi0-clk ƒÈäTspi0-cs0 ƒÈäWspi0-cs1 ƒÈspi0-tx ƒÈäUspi0-rx ƒÈäVspi1spi1-clk ƒ ÈäXspi1-cs0 ƒ Èä[spi1-rx ƒÈäZspi1-tx ƒÈäYspi2spi2-clk ƒ Èä\spi2-cs0 ƒ Èä_spi2-rx ƒ Èä^spi2-tx ƒ Èä]spi3spi3-clk ƒÈä‡spi3-cs0 ƒÈäŠspi3-rx ƒÈä‰spi3-tx ƒÈäˆspi4spi4-clk ƒÈä`spi4-cs0 ƒÈäcspi4-rx ƒÈäbspi4-tx ƒÈäaspi5spi5-clk ƒÈäespi5-cs0 ƒÈähspi5-rx ƒÈägspi5-tx ƒÈäftestclktest-clkout0 ƒÅtest-clkout1 ƒÅtest-clkout2 ƒÅtsadcotp-pin ƒÅänotp-out ƒÅäouart0uart0-xfer ƒÈÅäGuart0-cts ƒÅäHuart0-rts ƒÅäIuart1uart1-xfer ƒ È ÅäPuart2auart2a-xfer ƒÈ Åuart2buart2b-xfer ƒÈÅuart2cuart2c-xfer ƒÈÅäQuart3uart3-xfer ƒÈÅäRuart3-cts ƒÅuart3-rts ƒÅuart4uart4-xfer ƒÈÅä‹uarthdcpuarthdcp-xfer ƒÈÅpwm0pwm0-pin ƒÅä“pwm0-pin-pull-down ƒËvop0-pwm-pin ƒÅvop1-pwm-pin ƒÅpwm1pwm1-pin ƒÅä”pwm1-pin-pull-down ƒËpwm2pwm2-pin ƒÅä•pwm2-pin-pull-down ƒËpwm3apwm3a-pin ƒÅä–pwm3bpwm3b-pin ƒÅhdmihdmi-i2c-xfer ƒÅÅhdmi-cec ƒÅä¹pciepci-clkreqn-cpm ƒÅpci-clkreqnb-cpm ƒÅäpcie-pwr-en ƒÅäÒbtbt-enable-h ƒ ÅäNbt-host-wake-l ƒÅäLbt-wake-l ƒÅäMes8316hp-detect ƒÅä>hp-int ƒÈä?ledsuser-led2 ƒÅäÌpmicpmic-int-l ƒÈävsel1-pin ƒËävsel2-pin ƒËäusb-typecvcc5v0-typec-en ƒÈäÑusb2vcc5v0-host-en ƒÅäÓwifiwifi-enable-h ƒ ÅäÍwifi-host-wake-l ƒÅä+chosen ‘serial2:1500000n8external-gmac-clock fixed-clockÐsY@ àclkin_gmacóä"leds gpio-leds¿defaultµÌled-0 status ¦ ¥% ¬heartbeatsdio-pwrseqmmc-pwrseq-simpleJ›lpo¿defaultµÍ Â* ä&soundaudio-graph-card ÎAnalog ÔÎ Ù@sound-ditaudio-graph-card ÎSPDIF ÔÏspdif-ditlinux,spdif-dit¨portendpoint¹ÐäŸvbus-typec-regulatorregulator-fixed å ·@¿defaultµÑ ivbus_typec x MŽdc-12vregulator-fixed ivcc12v_dcin x Œ ž· ¶·äÔvcc3v3-lan-regulatorregulator-fixed ivcc3v3_lan x Œ ž2Z  ¶2Z  MOä#vcc3v3-pcie-regulatorregulator-fixed å ·K¿defaultµÒ ivcc3v3_pcie x Œ MŽävcc3v3-sysregulator-fixed ivcc3v3_sys x Œ ž2Z  ¶2Z  MŽäOvcc5v0-host-regulatorregulator-fixed å ·¿defaultµÓ ivcc5v0_host x MŽäœvcc-sysregulator-fixed ivcc5v0_sys x Œ žLK@ ¶LK@ MÔäŽvcc-0v9regulator-fixed ivcc_0v9 x Œ ž »  ¶ »  MOävdd-logpwm-regulator øÕa¨ ýŽ ivdd_log x Œ ž 5 ¶\Àopp-table-0operating-points-v2 ä opp00 Q–  5 (œ@opp01 #ÃF  –¨opp02 0£,  øPopp03 <Ü  » opp04 G†Œ à˜opp05 Tfr Èàopp06 ZJ Œ0opp-table-1operating-points-v2 äopp00 Q–  5 (œ@opp01 #ÃF  5opp02 0£,  –¨opp03 <Ü  øPopp04 G†Œ  » opp05 Tfr à˜opp06 _Ø" opp07 kIÒ Œ0opp08 x)¸ Ðopp-table-2operating-points-v2äÄopp00  ë  5opp01 ³Ü@  5opp02 ׄ  –¨opp03 Íe  øPopp04 #ÃF Hopp05 /¯ g8opp-table-3operating-points-v2äopp00 ׄ  » opp01 '²Z€  » opp02 /¯  » opp03 7P( H compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-supplyoperating-points-v2phandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-0pinctrl-namesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllermax-functionsrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,enable-strobe-pulldownrockchip,capture-channelsrockchip,playback-channelsdai-formatmclk-fsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiavdd-0v9-supplyavdd-1v8-supplyddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathfunctioncolorlinux,default-triggerreset-gpioslabeldaishp-det-gpioenable-active-highpwmspwm-supplyopp-sharedopp-hzopp-microvoltclock-latency-ns