Ð
þíNHø(V°€Foundation-v8A$arm,foundation-aarch64arm,vexpress"1chosenaliases/=/bus@8000000/iofpga-bus@300000000/serial@90000/E/bus@8000000/iofpga-bus@300000000/serial@a0000/M/bus@8000000/iofpga-bus@300000000/serial@b0000/U/bus@8000000/iofpga-bus@300000000/serial@c0000cpus"1cpu@0]cpu
arm,armv8im~pscicpu@1]cpu
arm,armv8im~pscicpu@2]cpu
arm,armv8im~pscicpu@3]cpu
arm,armv8im~pscil2-cache0cacheŒ˜¦memory@80000000]memory i€€€€timerarm,armv8-timer0®
¹õápmuarm,armv8-pmuv30®<�=>?spe-pmu'arm,statistical-profiling-extension-v1®watchdog@2a440000arm,sbsa-gwdt i*D*E®Éclk24mhzfixed-clockÕ¹n6
âv2m:clk24mhz¦refclk1mhzfixed-clockÕ¹B@âv2m:refclk1mhzrefclk32khzfixed-clockÕ¹€âv2m:refclk32khzbus@8000000arm,vexpress,v2m-p1simple-bus"1xõü
?`
!!""##$$%%&&''(())**ethernet@202000000smsc,lan91c111i®iofpga-bus@300000000simple-bus"1õ sysreg@10000arm,vexpress-sysregiserial@90000arm,pl011arm,primecelli ®.5uartclkapb_pclkserial@a0000arm,pl011arm,primecelli
®.5uartclkapb_pclkserial@b0000arm,pl011arm,primecelli®.5uartclkapb_pclkserial@c0000arm,pl011arm,primecelli®.5uartclkapb_pclkvirtio@130000virtio,mmioi®*interrupt-controller@2c001000arm,gic-400arm,cortex-a15-gicü"A@i,, ,@ ,` ® ¦psci
arm,psci-1.0…smc modelcompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3device_typeregnext-level-cacheenable-methodcache-levelcache-unifiedphandleinterruptsclock-frequencytimeout-sec#clock-cellsclock-output-namesranges#interrupt-cellsinterrupt-map-maskinterrupt-mapclocksclock-namesinterrupt-controller